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ABSTRACT

Traditional placement of electrical components has been constrained to two dimensions
and two and half dimensions for routing by vertical vias using traditional printed circuit board
manufacturing technology. The consumer demand for miniaturization of electronic circuits with
increased functionality is becoming increasing difficult. The current size reduction in CMOS
technology has almost reached its potential. Continued size reduction may introduce new forms
of transistor, which can affect the performance of electronics. At the device level, system in
package (SiP) offers the ability to vertically stack die that are connected by wire bonds. SiP is
limited to only die and does not offer complete system miniaturization. To achieve full system
integration packaging, new technologies need to be developed that enable an additional
dimension of design space to increase the ability to place components and routing in three
dimensional off. Solid freeform provides the ability to manufacture complex 3D structures that
that are suitable to house electronics. Direct print is a technology that has the ability to dispense
material on non-conformal surfaces. Direct print can be integrated with stereolithography to
dispense conductive inks or epoxies into channels manufactured by stereolithography to fabricate
3D electronics. This research describes the integration of stereolithography and direct print to
demonstrate the capabilities of embedded 3D electronics with off-axis components and routing to
provide new levels of design freedom that off a complete system miniaturization for the
implementation of electronics systems.
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CHAPTER 1

1.1

INTRODUCTION

RESEARCH MOTIVATION

The technological advancements achieved in the science and engineering fields in the last
decades have created a constantly increasing consumer demand for smaller electronics with
increased functionality. In addition, integrated circuits (ICs) required by these electronic devices
and the number of passive components (resistors, capacitors, inductors) and active components
(transistors, diodes) has increased dramatically with the growing number of features included
with each new model [7].

These increased levels of electronics integration enable better-

performing end products, but create new challenges for reducing the size of the electronic device.
Moore’s law states that electronic devices should continue to reduce in size and cost while
simultaneously increase in performance by a factor of two every 18 months. This prediction has
held true for the past four decades as semiconductors continue to improve at this remarkable
pace. However, semiconductors physics is beginning to introduce roadblocks as technology
scales down to nanometer levels.
New electronics packaging techniques needs to be introduced to keep up with consumer
demand of smaller electronics. A possible solution is to rethink the current method of electronics
packaging which primarily focuses on the chip and consider packaging all components. Stacking
passive and active components can open up the design possibilities and greatly reduce the overall
package size. Embedding electronics within the substrate of a package can shorten the path of
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routing by allowing traces to be placed above embedded components without the need of vertical
vias and eliminating the need for traces to be placed around components.
Stereolithography (SL) has the ability to manufacture 3D objects using different
materials, which can be suitable for fabrication of electronics. SL can be used to make cavities
within the building substrate to house electronic components and continue to build over them,
thus embedding electronics. Direct print (DP) is capable if dispensing conductive ink or epoxies
on any material, which when integrated with SL, 3D embedded electronics with printed
conductive traces is a possibility.

1.2

RESEARCH OBJECTIVES

The goal of this research is to develop an electronics packaging technique that will
increase the design space further by introducing a new level of design freedom by fabricating
electronics

with

three-dimensional,

off-axis

placement

of

components

and

routing

stereolithography (SL) and a direct print (DP) dispensing system. These two technologies have
been integrated into one hybrid system allowing for the dispensing of curable conductive inks to
within a SL substrate.
The research described in this thesis is separated into two sections: the SL/DP hybrid
system, which describes the technologies and the integration of the technologies for off-axis
placement and routing of electronics and second, the design procedure and manufacturing
process of three prototype demonstrations: a LM555 Temperature Sensor, wireless motion sensor
and a three-dimensional magnetic flux sensor.

2

1.2.1 Stereolithography technology

Stereolithography (SL) is an additive manufacturing technology which utilizes computer
aided design (CAD) and sequential delivery of a material to construct 3D physical objects with
high resolution and is the most well-known and used Rapid Prototyping (RP) technology
worldwide.

The additive fabrication process utilizes photo-polymerization by tracing the

geometry of a cross-sectional part or model by an ultraviolet (UV) laser beam on the surface of a
liquid photopolymer, also known as resin. A cross-sectional layer is constructed only where the
UV laser traced a pattern on the liquid photopolymer surface (Figure 1.1). The layer is lowered
by an elevator into the vat and the process is repeated, each layer adhering to the last, until a
three-dimensional part is formed. SL systems rapidly manufacture parts of different geometries
at the same time and are designed to produce prototypes, patterns or end-use parts of versatile
sizes and applications. The resolution of SL machines and the ability of SL to manufacture
highly complex 3D objects allow SL to build both functional and non-functional prototypes. The
materials’ development for SL and other rapid prototyping (RP) technologies has been primarily
focused on improving the mechanical strength, durability, and thermal property characteristics of
RP materials (Medina et al., 2005).
The SL process begins by converting a Computer-Aided Design (CAD) model into a .stl
building file, which triangulates (slice) the CAD model into equally spaced layers that
correspond to a horizontal cross-sectional plane of the model. The .stl file is imported into the
SL machine and begins tracing each layer on the surface of the resin with a n ultraviolet (UV)
laser. After a layer is traced, the platform moves one layer beneath the resin and a recoater
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system, Zephyr

TM

, sweeps across the top surface of the part removing excess resin (mounting).

The process is repeated until layer all traces have been traced, reproducing the CAD model.
Upon completion of the fabrication process, the object is elevated from the vat and
allowed to drain. Stereolithography require support structures to in order to attach the part to the
elevator platform and to prevent parts from warding off if their geometry consists of overhangs
or undercuts. Supports must be removed from the finished product manually. Excess resin is
removed by cleaning the part by using a solvent followed by post curing in a UV oven.
Laser

Mirror

Elevator

Photopolymer

Zephyr Blade

Platform

Figure 1.1 Stereolithography overview

1.2.2 Direct-Print Technology

Direct-Print (DP) technology is a subset of RP and is a technique, in which a material is
traced or dispensed in a pattern onto a substrate with great precision.

DP is capable of

dispensing different types of material such as conductive inks or epoxies without the use of a
4

mask, which allows DP to be a quick and low cost approach to printed electronics and
conductive interconnects as compared to silk screening. The ability to print electronics and
conductive interconnects not only provides additional functionality to existing products, but
opens the way to manufacture 3D electronics that have never before been possible where
conventional electronics are planar, expensive, fragile or bulky. DP has been applied to a variety
of other material structures including optical waveguides with novel shapes such as unique
curves and bends, bio-active ceramic nano-composites, and even structures in three dimensions
[7]. Recent breakthroughs in DP ink dispensing for military applications have made this
technology attractive for manufacturing complex 3D, multi-layered, high density, integrated, and
fully functional electromechanical systems (Church et al., 2000).

1.2.3 SL/DP integration for electronics packaging

SL is one of the most widely used RP technologies to manufacture highly complex and
accurate 3D prototypes due to its high build resolution. The materials development for SL and
other RP technologies, focused on improving the mechanical strength, durability, and thermal
property characteristics of RP materials, has generated great interest in many areas of research
such as rapid manufacturing of fully functional embedded electronic devices. The flexibility of
placing components within complex 3D designs and the possibility of layering components
instead of placing them side-by-side can lead to a reduction in size of the overall circuit. The
overall strength of the circuit can be increased and components are protected from outside
hazards as compared to its equivalent PCB design. These were some of the unique features and
motivating factors that led to the development of the hybrid SL/DP machine.
5

Researchers at the UTEP W.M. Keck Center for 3D Innovations and Sandia National
Laboratories formally started the development of the SL/DP Hybrid Machine in 2004. In this
integrated manufacturing environment, SL is employed in conjunction with DP fluid dispensing
technology to capitalize on each of the individual process capabilities for developing unique
electromechanical devices. In recent years, researchers have developed systems for automatic
dispensing of conductive, thermally curable media, such as DP inks for maskless patterning of
electronics. Palmer et al. (2004) proposed a new manufacturing process to integrate SL and DP
technologies for the fabrication of 3D, high-density circuitry. Medina et al. (2005) utilized this
hybrid SL/DP system to demonstrate an SL part with embedded circuitry and 3D connectivity.
The hybrid SL/DP machine offers enormous potential in integrated manufacturing of unique
electromechanical devices by removing many of the complex shape manufacturing limitations
experienced by conventional manufacturing processes. These electromechanical systems are
more compact, less expensive, and more reliable than their conventional predecessors.
As the next step in this development, this work presents a hybrid SL/DP machine setup
(Figure 1.2) for manufacturing embedded electronic components in a semi-automated
environment with DP interconnects.

The hybrid system provides a method for automated

deposition of fluid media during the SL build (by stopping the SL build but not removing the
part from the SL machine). The DP system employed a three-axis translation mechanism, using
precision linear positioning stages, that was integrated with the commercial SL machine. The
current system allows for easy exchange between SL and DP in order to manufacture fully
functional 3D electrical circuits and structures in a semi-automated environment. For a detailed
description of the hybrid SL/DP machine setup, please refer to Chapter 3.

6

Figure 1.2 SL/DP systems

1.3

W.M. KECK CENTER FOR 3D INNOVATIONS

The W.M. Keck Center for 3D Innovation is located at the University of Texas at El Paso
under the direction of Dr. Ryan B. Wicker and was established as part of a grant from the W.M.
Keck Foundation with the objectives of developing novel manufacturing and research
technologies aimed to addressing Biomedical Engineering problems and strategies, including
freeform fabrication. The W.M. Keck Center for 3D Innovation is the premier facility of its kind
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in the world occupying over 6,100-square-feet with impressive facilities is divided into two
major groups.
Biomedical Group:
•

Imaging, Modeling and Manufacturing

•

Cardiovascular Hemodynamics (experimental fluid mechanics)

•

Tissue engineering including polymer synthesis and cell culture capabilities

Functional Manufacturing Group
•

3D Electronics

•

Functional Rapid Prototyping

•

Micro Fabrication

•

Advanced Materials

•

Rapid Tooling
The facilities within the W.M. Keck Center for 3D Innovation (Keck Center) used here

contain equipment purchased through Grant Number 11804 from the W.M. Keck Foundation, a
faculty STARS Award from the University of Texas System, and two equipment grants from
Sandia National Laboratories. This material is based in part upon work supported through the
Mr. and Mrs. MacIntosh Murchison Chair I in Engineering and through research contract 504004
from Sandia National Laboratories in the Laboratory Directed Research and Development
(LDRD) program. Sandia National Laboratories is a multi-program laboratory operated by
Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy’s
National Nuclear Security Administration under contract DE-AC04-94AL85000.
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1.4

THESIS OUTLINE

The structure of this thesis includes relevant description of different literature regarding
the most novel advancements to three-dimensional electronics packaging, (CHAPTER 2
LITERATURE REVIEW). In the following section, the experimental setup and procedures will
be explained (CHAPTER 3 EXPERIMENTAL SETUP). Next, two applications of SL/DP
manufacturing of a LM555 temperature circuit and a 3D magnetic flux sensor (CHAPTER 5
SL/DP APPLICATION: LM555 TEMPERATURE SENSOR), (CHAPTER 6 SL/DP
APPLICATION: WIRELESS MOTION SENSOR). An assessment of the performance of these
applications will be discussed and improvements including design rules and constraints are
examined in (CHAPTER 6 CAD DESIGN RULES). The proceeding chapter implements these
design rules to design and manufacture a true 3D electronic application (CHAPTER 7 SL/DP
APPLICATION: 3D MAGNETIC FLUX SENSOR). Finally, a discussion of the work and
further recommendations and improvements will be discussed (CHAPTER 8 CONCLUSION
AND RECOMMENDATIONS).
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CHAPTER 2

2.1

BACKGROUND

CURRENT PACKAGING TECHNIQUES

System in Package (SiP), also known as a chip stack, has emerged as a cost-effective and
flexible way to achieve integration of complete electrical functional blocks within a single
package or module. These stacked structures generally rely on die being placed one on top of
another with vertical vias between die for power and signal transmission. Passive devices may
also be included in the package to deliver further high functional integration. SiP provides a
unified solution for smaller system size and increased system density. High-volume commercial
and consumer applications are benefiting from the integration of multiple semiconductor devices
with other passive and active components within a conventional IC package such as laptop
computer and cell phones.
The trend in the wireless industry toward smaller form factor and more functionality has
been driving technology innovations for continued increase in functional density. SiP is rapidly
evolving from a specialty technology used in a narrow set of applications, to a high volume
technology that addresses current market and design challenges. However the complex design
problems with mixed signal, mixed mode, multi-technology, increased interconnect density and
closer design proximity has also increased design challenges to meet design requirements faster
and at a lower cost. In RF applications, where passive network design is critical to complete the
subsystem design, SiP can move this complexity off the system board and into the package. This
approach is becoming common for wireless applications, where standard radio components can
10

be used to deliver wireless connectivity to a variety of end products without the need to have
extensive RF design capability.

2.2

3D PACKAGING TECHNIQUES

Three-dimensional (3D) packaging is a novel packaging technique to reduce the size of
electronics by taking advantage of the packaging space in the Z-direction. 3D packaging is an
approach that is gaining wide acceptance for space-constrained SiP applications. Using 3D
packaging techniques instead of conventional planar two-dimensional (2D) packaging has
several advantages. Significant size and weight reductions, lower parasitics, lower noise, lower
power consumption, smaller delays, and higher operating frequencies are advantages which can
be achieved using 3D packaging [2]. In addition, the number of components and package I/Os in
electronic products can be reduced using 3D packages composed of multiple ICs, passive
devices, and other parts forming functional entities. There are also difficulties in the utilization
of 3D packaging in system integration.

Thermal management, design complexity, and

potentially longer time to market are problems that must be handled when dealing with 3D
integration. [3].
For some electronic applications, which are physically constrained by the exterior shell of
the device (i.e. cell phones, mp3 players, implantable bio-medical devices, etc), this new design
freedom could result in dramatic volume reduction. Moreover, other applications – primarily
sensors with orthogonal component alignment requirements – would be made possible where
previous technologies required two or more separate printed circuit boards to be fabricated and
subsequently connected; thus compromising the mechanical integrity of the device.
11

The development of embedded electrical components and interconnects offers the ability to
miniaturize electronics beyond the current capabilities of PCB technology.

Embedding

electronics in a substrate increase the design area and allows for more routing or component
placement. Traditional placement of components and routing in electronic devices has been
constrained in two dimensions in terms of component placement and two and half dimensions for
electrical the addition of vias by and routing layers. Three-dimensional off axis component
placement and routing have not yet been explored. Solid freeform fabrication and direct print
offer high resolution 3D capabilities to manufacture complex 3D objects and the ability to
dispense conductive material on non-conformal substrates.

The integration of these two

technologies provides the possibility to design, manufacture and print 3D with off-axis
component placement and routing, which can lead to new levels of design freedom by adding a
third dimension. In the following sections, a review of the latest contributions and research
regarding that are similar to the SL/DP 3D electronics research presented.
Solid freeform fabrication systems are becoming ever more capable of producing
complete, finished products, rather than merely prototyping mechanical parts (Periard et al.,
2007). A number of these innovations need to be applied to satisfy the increasing pressure on the
interconnect industry (Mosses and Brackenridge, 2003). Passive components such as inductors
and capacitors are key technology for highly integrated electronic circuits, but typically require
two-thirds of the space of a conventional PCB (Waffenschmidt et al., 2005). Investigating the
feasibility of embedded sensors or functional components in a layered structure will reduce
surface area which could lead to total assembly cost reductions. RP electrical interconnect
prototypes could find uses in pre-production testing and three-dimensional circuitry can lead to
full departure from conventional circuit PCB boards (Ocampo et al., 2003). Pique et al., 2006
12

proposed a laser-based direct-write technique for the fabrication of embedded electronics by
micromachining a cavity from a plastic substrate to embed components. Using this method,
conductive pastes are dispensed over the component and cured with a laser to form the electrical
interconnects. This concept has an advantage that the laser direct-write can add and remove
different materials in order to embed the components, and then create interconnects. Another
advantage to the laser direct-write system is that the conductive paste requires curing at low
temperatures below 100°C, which is well with the storage temperature of electronic components.
As an application, (Periard et al., 2007 used the laser direct-write system to embed a 555 blinker
circuit as shown in Figure 2.1.
E. Malone et al., 2006 proposed an open-source, low-cost, personal SFF system kit,
called “Fab@Home”. The Fab@home, also known as a “fabber”, is an SFF technology that lets
a user build “almost anything” at home. The system dispenses material in an additive process
with the ability to change material simply by changing the material in the syringe. Periard et al.,
2007 demonstrated an electronics application by embedding a 555 timer IC in a silicone substrate
that the Fab@home. The Fat@home first deposited a base with channels to isolate the
conductive ink and prevent shorting. The fabber traced the conductive trace pattern from the
CAD design into the silicon channel and then dispensed a layer of silicon on top, thus embedding
the channels. To connect the component to the conductive traces, the pins where pushed down
puncturing the silicon and making contact with the trace below. Figure 2.2 shows the 555
blinking circuit manufactured by the Fab@home.

13

Figure 2.1 555 blinker circuit manufactured using laser direct-write

Figure 2.2 555 blinker circuit manufactured using the Fab@home
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Embedding of electronics in a cavity reduces the overall volume reduction and offers the
possibility for vertically stacking components.

Embedding electrical components using RP

technology provides fewer process steps enabling reduced manufacturing costs (Begaye et al.,
2003). It is estimated that the embedded circuits can occupy footprints of about 1/5 or less and
require less than 1/10 of the thickness of a printed circuit board design ((Periard et al., 2007).
Researchers at the UTEP W.M. Keck Center for 3D Innovations and Sandia National
Laboratories have developed a hybrid manufacturing setup for automatic dispensing of
conductive, thermally curable media, such as direct write inks for maskless patterning of
electronics.

Palmer et al. (2004) proposed a new manufacturing process to integrate

stereolithography (SL) and direct write (DW) technologies for the fabrication of 3D, highdensity circuitry. Medina et al. (2005) utilized this hybrid SL/DW system to demonstrate an SL
part with embedded circuitry and 3D connectivity.

The system allows for easy exchange

between SL and DW in order to manufacture fully functional 3D electrical circuits.
The SL and DW system developed by UTEP and Sandia National Laboratories is
expensive. An SLA machine can cost upward of $250,000 compared to only $2,000 for the
fabber. The SLA machine has a build resolution of 0.004” while the fabber has a low resolution.
In contrast the fabber and the laser direct-write both have multiple material capability. This is
very useful in that the same systems can dispense manufacture a complete circuit without an
additional machine like the SL/DW system. Overall, all three systems presented here can
manufacture embedded electronics. The fabber is inexpensive and it can build 3D objects, but it
has low build resolution. Laser direct-write is both and additive and subtractive process which
means it can rid of any material that’s not required and add material that is. It can create cavities
for electronics by laser micromachining a cavity, and then cure conductive paste to create
15

interconnects. The laser direct-write system can’t create 3D electronics or objects. The SL/DW
is expensive and needs two systems to fabricate embedded electronics, but it has the capability to
manufacture complex, high resolution objects for electronics.
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CHAPTER 3

3.1

EXPERIMENTAL SETUP

STEREOLITHOGRAPHY

The stereolithography machine utilized in three-dimensional electronics packaging
research was a SLATM 250/50 manufactured by 3D Systems (figure 3.1). The SLATM -250/50
machine is a versatile rapid prototyping technology ideal for building complex, highly detailed
three-dimensional parts.
Stereolithography is a three-dimensional (3D) additive fabrication process that fabricates
solid plastic models from computer aided design (CAD) data. An ultraviolet (UV) laser beam
that is controlled by an optical system scans a cross-section (layer) of the CAD model on the
surface of a liquid photopolymer (resin). As the UV laser makes contact with the liquid resin,
the resin solidifies (cures). After a pattern has been cured, the SLA's elevator platform descends
vertically into the vat coating the previously traced layer with new resin. A recoating system,
known as a Zepher blade, sweeps across the part cross-section removing excess resin leaving a
layer thickness of resin above the previously cured layer. The process is repeated and a new
layer is traced on top of the previous layer causing it to adhere to the previous layer. This
procedure continues until the complete 3D CAD model is fabricated, and then the part is
removed from the SLA machine, cleaned and post cured in a UV oven.
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Figure 3.1 SLATM 250/50 by 3D Systems
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3.2

STEREOLITHOGRAPGY PROCESS

There stereolithography process is divided into three major steps: the CAD process,
preparation process and building processing. The entire stereolithography process is illustrated
in Figure 3.2.
STL

Prepare

Slice
CAD
Model

Build

Figure 3.2 Stereolithography process

3.2.1 CAD Process

The stereolithography process begins with the design of an object using threedimensional, solid modeling CAD software (see Figure 3.3).

The object must be an

unambiguous representation of the solid parts of an object suitable for computer processing.
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Solid modeling software creates a virtual 3D representation of components for machine design
and analysis. Design work on components is usually done within context of the whole product
using assembly modeling methods. The CAD model should have units in either millimeters or
inches. A solid model generally consists of a group of features, added one at a time, until the
model is complete. Solid models are built mostly with 2D sketches that are swept along a path to
become 3D such as cuts, or extrusions.

Figure 3.3 Three-dimensional CAD model

Once the CAD model is designed, it must be converted to a stereolithography file (.stl), in
which am algorithm translates the data into a set of instructions that are recognizable by a SLATM
250/50 machine. The .stl file format approximates the surface geometry of CAD model with a
tessellation of triangles (facets) is illustrated in Figure 3.4. Each facet defines an interior and
exterior surface by three vertices listed in counterclockwise order and a normal unit vector
20

pointing outward from the surface geometry using the right-hand rule (see Figure 3.5). The
normal unit vector and each vertex have a corresponding x-y-z coordinates, which describe the
orientation of each triangle in 3D space. Each facet must share two vertices with an adjacent
facet and not intersect on side of another; this is known as the vertex-to vertex rule (Figure 3.6).

Figure 3.4 CAD to .stl conversion
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Figure 3.5 Facet orientation using right hand rule

Figure 3.6 Vertex-to-Vertex rule
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Common errors that occur after a CAD object has been converted to a .stl file include:
1) Gaps: When the boundary surface is not approximated correctly, gaps are introduced in
the .sla file. Polygonal approximation errors are more likely to occur on a large curvature
(Figure 3.7). Gaps can create abnormalities when building a part by creating internal
wall structures or cause build to fail.
2) Inconsistent Normal: Surface normal should be facing outward creating an inconsistent
orientation.
3) Invalid intersection: Facets may only intersect at their edges (Figure 3.8).
4) Invalid Geometry:

Polygonal approximations may cause invalid sharing of vertices

resulting in violation of the vertex-to-vertex rule (Figure 3.8).

Gaps
Figure 3.7 Polygonal approximation of a curvature resulting in gaps
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Figure 3.8 Polygonal approximation violation of the Vertex-to-Vertex Rule

Figure 3.9 Polygonal approximation of an invalid intersection
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Figure 3.10 .stl export parameters option from SolidWorks 2008 SP5.0

If facets need correction, the .stl export options can be modified to correct this issue by
increasing the deviation tolerance and the angle tolerance (Figure 3.10). Increasing the tolerance
too much can make the .stl file unmanageable by making the file size too large.

3.2.2 Preparation Process

The preparation process is done at the workstation and buildstation. The preparation
process at the workstation includes:
•

Validation: Most current .stl views automatically analyze .stl files and correct files
with invalid sharing of vertices, improper orientation and intersecting facets. Manual
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analysis of the .stl files may be done by visually checking for “Step” contours, gaps,
overlapping triangles or incorrect normal surface direction. Adjust the deviation and
angle tolerances as needed to correct any issues.
•

Orientation: The CAD file should be able to fit in the build envelope. The position
and orientation may also be modified to optimize surface quality. The build time and
the number of layers may also be reduced if the longest side of a part is oriented
horizontally rather than vertically on the platform.

•

Support generation and editing: Support structures are automatically created on the
base of the 3D object and all overhanging regions to prevent collapse during building.
Support structures can be individually edited, modified or deleted for unnecessary
supports. Stereolithography requires the use of support structures to attach the part to
the elevator platform, resist lateral strain from the Zepher recoating system and
provide support for overhanging geometries that can distort due to gravity. Support
structures also allow for easy extraction of the 3D part from the SLA machine build
chamber by separating the platform from the part. Supports are produced when the
.stl models are prepared using 3D Lightyear software by 3D Systems (Figure
3.11).

At the workstation, preparation process includes modifying part building parameters:
•

Parameters Manager: Set global part building parameters and modify the .prm file

•

Range Manager: Add or delete ranges and set recoat parameters and modify .r file
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Figure 3.11 .stl support structures

•

Slicing: Horizontal planes are through the 3D object at a slice layer thickness. The
layer thickness usually between 0.002”-0.006”. When the .stl files are sliced, the
software creates four additional building files: .prm (build parameters), .l (layering), .r
(range) and .v (vector) that are a set of instructions that the SLA machine uses to
build an object. A vector file is illustrated in Figure 3.12.
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Figure 3.12 .v (vector) file

3.2.3 Build Process

The building process is consists of building and post processing. The building process is
the utilization of the SLA machine to build an object. During post processing, the object is
removed from the machine and prepared using various methods.
1) Building Process: The SLA machine utilizes the four build files to fabricate a 3D object.
After build files are imported, the SLA machine need to be initialized before the build
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can start. Build files (.prm, .l, .r, and .v) are imported to the buildstation from the
workstation via Zip disk.

Platform initialization, laser setup and build options are

inputted such as X-Y-Z shrink factors, build style, recoating settings, number of copies
and spacing between parts. An automatic resin level check is performed by the SLATM
250/50 machine to verify proper resin level prior to building. The UV laser draws the
initial support structure cross-section that adheres to the platform. After each support
layer is traced, the platform is dipped below the resin surface in order to coat the previous
cross section of the support layers (Zephyr™ blade does not sweep across each support
layer). 3D object layers are traced once the support layers are complete (0.3” height).
After each part layer is traced, the Zephyr™ blade sweeps across the cross-section to
remove excess resin and coating the top layer with one layer thick resin for the next layer
to be built. Sweeping is also necessary to limit the trapped volume problem, which
occurs when a part has trapped resin usually in a cavity. Trapped volume problem can
affect resin leveling, shift layers or crash the build. After all support structures and part
layers have been traced, the platform is raised up outside the vat to drain the part of
excess resin.
2) Post processing: All support structures are removed by breaking off the supports from
the build platform. Excess resin is removed with a chemical bath involving isopropyl and
gently rubbing the part with a soft brush. Any uncured resin is solidified by placing the
part in a UV oven. Finally, the part can be subject to any traditional finishing procedure
(i.e. sanding, painting, and polishing).
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3.3

STEREOLITHOGRAPHY HARDWARE

The SLA™ 250/50 machine uses five main hardware elements such as a laser and optics
system, processing chamber, recoater system, and a control computer (see Figure 3.13). The
synchronization of these subsystems is essential in all SLA systems for manufacturing of 3D
CAD models from liquid photopolymer resins. In the following sections, the major components
in the SLA™ 250/50 machine include laser, optical system, recoater system, process chamber
and the control computer are examined.
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Optical System

DPSS Laser System

Control Computer

Processing Chamber

Vat

Zephyr™ blade
Z-stage

Platform

Figure 3.13 Major hardware components of the SLA™ 250/50 machine
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3.3.1 Laser

The SLA™ 250/50 system uses an ultra violet laser to scan cross-sectional patterns on
the surface of a photopolymer. This interaction between the UV laser and the photopolymer
solidifies the resin (Figure 3.14). The degree in which the UV laser beam penetrates into the
resin is called cure depth. The cure depth has to be sufficient to penetrate at least the maximum
layer thickness, if it surpasses this is criteria, this is called overcure. Overcure creates layer to
layer bonding by curing the interface between bottom layers with top layers. Better layer to
layer bonding directly relates to the overall strength of the final part and prevents layers from
peeling or shifting during the building phase and recoating process.

Figure 3.14 UV laser tracing a cross-section pattern solidifying the resin
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When selecting a laser for an SLA machine, the wave length, output beam shape and
available power must be considered in order to properly cure the selected resin. The SLATM
250/50 was upgraded to a DPSS Series 3500-SMPS 355 nm solid-state laser (Series 3500-SMPS,
DPSS Lasers Inc., Santa Clara, CA).

DPSS (Diode Pumped Solid State) have replaced

traditional ion laser due to their increase efficiency and available power. The Series 3500 UV
Laser provides average power between 0.1-3W at 5% stability of accuracy and a beam diameter
of 1.5mm. The beam shape of the DPSS Series 3500 laser is bullet shaped with the highest
intensity focused at the center.

3.3.2 Optical System

The optical systems (see Figure 3.15) in the SLA™ 250/50 machine is located adjacent to
the laser. The optical system focuses and directs the laser beam to the surface of the resin using
turning mirrors, beam expander and dynamic mirrors to scan a cross-sectional of a layer
according to the build files (.prm, .l, .r, .v).
1) Turning mirrors: Each turning mirror is coated for high reflectivity and directs the laser
beam to the beam expander and to the dynamic mirrors. The turning mirrors help reduce
the size of the SLA™ 250/50 machine by folding the laser beam path into smaller
segments.
2) Beam expander: The beam expander increases the power density of the laser beam by
expanding the laser beam and then focuses the laser beam to converge to a smaller spot.
A smaller laser beam has a higher resolution, thus creating more accurate parts.
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3) Dynamic mirrors: Two square mirrors are coated for high reflectivity to direct the laser
beam to the process chamber. The dynamic mirrors are servo-controlled and provide the
laser movement in the X and Y plane for cross-sectional scanning.

Laser

Dynamic
mirrors

Turning
mirror

Turning mirrors

Beam expander

Figure 3.15 Optical system for the SLATM 250/50 machine
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3.3.3 Processing Chamber

The processing chamber of the SLA™ 250/50 machine is where the construction of SL
part occurs (see Figure 3.13). The process chamber is door coated with UV absorbing material
to protect the user from UV radiation and to shield the SL parts from external UV radiation. The
main components of the processing chamber include:
•

Chamber Light: Enclosed in a UV absorbing acrylic cover is used to illuminate the
inside of the chamber

•

Z-Stage: The z-stage consists of the elevator rail and carriage assembly. The z-stage
positions the platform to the appropriate building level by submerging the platform
into the resin and drains the part by elevating the platform above the resin. The
platform is attached to the carriage with cantilevered arms. The motion of the z-stage
is controlled by a computer and the build parameters.

•

Auto-leveling system: Using a Helium Neon laser level sensor, the resin liquid level
is measured for proper resin amount for part building. Using a hoist, the vat is
lowered or raised accordingly to maintain the proper liquid level.

•

Vat: The vat contains the resin needed for part construction. The resin vat allows for
10in x10in x 10in parts to be built.

•

Beam profiler sensors: Two UV sensitive detectors are mounted in opposite corners
of the process chamber for measuring the power and laser profile. The control
computer uses these measurements to adjust the scan velocity and the dynamic drift
of the mirrors.
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•

Rim: The rim is serves as a reference point for the control computer, provides a
railing system for the recoating blade and houses the beam profilers. The rim has
alignment screw to level the recoating blade with the resin level.

Figure 3.16 Processing chamber SLATM 250/50 machine
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3.3.4 Recoating System

The recoating system in the SLA™ 250/50 machine is called the Zephyr™ recoating
system and is mounted on the rim of the processing chamber. After a layer has been traced, the
SLA machine waits 5 seconds (Z wait) to allow the surface to fully solidify, then it dips the part
one layer below the top surface of the resin. The Zephyr™ recoating system passes across the
top of the part and fills any cavities or voids with resin and levels the resin of any mounting (see
Figure 3.17). The Zephyr™ recoating system establishes the correct layer thickness above the
previously cured layer and removes any excess resin using a vacuum. The Zephyr™ recoating
system provides the ability to build objects with 0.004” layer thickness or less.

Mounting
Zephyr™
blade
Object

Vat
Elevator
Figure 3.17 Zephyr™ recoating system
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3.3.5 Control Computer

The computer that controls the SLA™ 250/50 machine is an 80486 Intel CPU with 4 MB
of RAM and 500 MB hard drive. The control computer manages laser power, laser scanning,
network communication, elevator position and temperature in the building chamber. The user
can modify SLA machine parameters and build files by inputting commands using the keyboard.
The control computer, keyboard and monitor are located at the front of the buildstation.

3.4

RESIN

Resin is a liquid photopolymer that is sensitive to light. Photopolymerization occurs
when a light-induced reaction converts the liquid photopolymer into a solid polymer.
Photoinitiators in the resin are excited when actinic UV radiation is absorbed causing a chain
propagation process by the catalyze formation of radicals and cations. During the solidification
process, the polymer rapidly increases in viscosity until the polymer becomes a solid.

In

stereolithography, the UV laser localizes the photopolymerization by focusing the UV laser on
the surface of the photopolymer. The area solidification depends on the irradiance, laser power
and laser exposure. The level of solidification depends on the material’s ability to absorb actinic
radiation.
Due to its ability to withstand heat deflection temperatures (HDTs) up to 126 ˚C and
relatively low viscosity (550 centipoises, cp, at 30 ˚C) DSM Somos® ProtoThermTM 12120
(DSM Somos®, New Castle, Delaware) was selected as the photopolymer for the SLATM
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250/50. DSM Somos® (2004) describes ProtoThermTM as a “strong, high-temperature, water
resistant resin for stereolithography; for Solid State (355 nm) Laser Systems.” ProtoThermTM
12120 has higher tensile strength and is excellent at maintaining elongation at break compared to
other high temperature resins during thermal treatments. This makes ProtoThermTM 12120 an
ideal choice for various applications such as electronics.

3.5

DIRECT PRINT

The growing need for high density, miniaturized electronics has led to increase
developments in direct-print (DP) technologies for fabrication and packaging of electronics
components. DP is a subset of rapid prototyping and is the ability to dispense a precise pattern
of thin-film material on non-conformal surfaces without masking or other photolithography
processes. An electronic design can be prototyped, modified and produced using computer
driven dispensing equipment. Direct-print uses conductive materials such as pastes or inks that
contain a medium that needs to be thermally processed by conventional oven heating or by a
pulsed-laser heating process to enable a chemical reaction to evaporate the medium. There are
many DP technologies available to dispense conductive materials onto a substrate that vary from
writing speed, resolution and 3D capabilities such as micropen, ink jet, thermal spray and dippen.

The uniformity of the lines being dispensed is sensitive to the material’s viscosity,

dispensing tip gauge and flow rate of the apparatus being used. DP is not intended to compete
against traditional photolithography; rather DP is ideal for specific applications in which
conformal patterns of high quality are desired.
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3.5.1 Direct-Print Hardware

The DP equipment used in this research was the 2405 Ultra Dispensing System (EFD
Inc., East Providence, Rhode Island). The 2405 Ultra Dispensing System obtains an externally
supplied inlet air pressure (80 to 100 psi) and regulates the outlet pressure (0 to 5 psi), which is
then supplied to the dispensing tip that range in size from 4-30 mils. The main components of
the 2405 Ultra Dispensing System include the syringe barrel, dispensing tip, footswitch, air
pressure knob and the vacuum knob (Figure 3.18). A piston is recommended to be used with the
syringe barrel to prevent backflow of material. The dispensing tip and air pressure are the main
parameters that need to be adjusted to obtain the desired line width.

Dispensing
system
Dispensing
tip

Syringe
barrel
Footswitch
Air pressure knob

Vacuum knob

Figure 3.18 2405 Ultra Dispensing System
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The 2405 Ultra Dispensing System can be controlled manually or by using a computer
controlled 3-axis traverse stages. The 3-axis traverse stage movement was achieved by precision
linear positioning stages with direct drive precision ground screw drives and built-in 0.1 µm
resolution linear encoders. The X-axis motion was provided by a 400mm travel LM150D-0400
model, while the Y and Z axis motion was provided by the LM100D-0100 model (Parker
Hannifin Corporation, Electromechanical Automation Division, Rohnert Park, California) with
350mm and 100mm travel, respectively.

The X-axis was attached to a standard Newport

honeycomb breadboard (Newport Corporation, Mountain View, CA) using an aligning plate
provided by Parker Hannifin Corporation. The X, Y and Z-axis were aligned perpendicular to
each other using support brackets.
The DP setup was placed on a custom-made, adjustable height table, which consisted of a
stainless steel top and an adjustable-height hand-crank two legged mobile workbench (Part #
9054T113 and Part # 3517T82, respectively, McMaster-Carr Supply Company, Chicago, IL).
Two support plates were welded to the stainless steel tabletop, which was then bolted to the
workbench base using standard fasteners. The DP setup was aligned to the SLA 250/50 using
two identical dowel pins and the support plate on the SLATM 250/50 frame until both pins
touched the rim thus arranging the X stage parallel to the rim of the SL machine.

3.5.2 Conductive Ink

DP is a repeatable process that can dispense conductive ink to fabricate electrical
interconnections, connection pads, sensors and antennas in three-dimensions (3D) with ease and
increased reliability by eliminating conventional wiring.
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Conductive inks are generally

conductive particles in a polymer resin binder system. Once the ink has been deposited, it must
be thermally treated to evaporate the binding material and allow for the silver particles to interact
with one another (Figure 3.18).

Conductivity varies with the ink formulation and cure

temperature, but ultimately, conductive inks can achieve uniform electrical characteristics.
The electrical characteristics of conductive inks are crucial to the performance of the
circuit. Assuming a uniform current density, the product of the conductor width and thickness,
cross-sectional area, directly affects the electrical resistivity of the conductor.

Electrical

resistivity is the capacity of a material to impede the flow of electric charge. Electrical resistance
is a function of both geometry and resistivity of the material. Sheet resistivity is specified in
ohms/square and can be used to calculate the resistance of the printed traces as shown in
Equation 3.1:

 Length   Re ference _ Thickness 

Re sis tan ce = Sheet _ Re sistivity × 
 × 
 WIdth   Dispensed _ Thickness 
Equation 3.1 Resistance calculation for conductive inks

Where:
•

Sheet resistivity is measured in Ω/

•

Length and width are measured in mils

•

Reference Thickness is the thickness at which the sheet resistivity is defined in the
conductive ink data sheet measured in mils

•

Dispensed Thickness is the actual thickness dispensed using DP measured in mils.
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In this research, E1660-136 (Ercon, Wareham, MA) was used as the conductive ink used
to print electrical interconnects bas on the work of Lopes et al. (2006). E1660 gave the lowest
average resistivity after thermal cure on various polymer substrates as compared to the other
conductive inks (Figure 3.19). E1660 has a silver pigment type of 99% (Figure 3.20), surface
resistivity of 0.010 Ω//Mil and a recommended drying conductions (curing) of 138°C for 15
minutes to achieve optimal conductivity.

Figure 3.19 SEM image of E1660 conductive after thermal treatment
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CHAPTER 4

SL/DP APPLICATION: LM555 TEMPERATURE
SENSOR

This section discusses different applications that were developed for the system setup
described in CHAPTER 3 and the improvements made such as component placement and the
introduction of channels to achieve the goal of embedded electronics with three-dimensional
component placement and off axis routing. The application presented is the only the final
models stemming from many design iterations.
The 555 timer circuit is based on the sequential charging and discharging of the external
capacitor and two internal op-amps configured as comparators that set the lower and upper
voltage limits to 1/3 Vcc and 2/3 Vcc. The basic configuration of the 555 timer circuit in astable
mode is shown in Figure 4.1. In astable mode, the 555 timer is basically and oscillator that uses
two resistors and a capacitor to define the oscillating frequency. The voltage across the external
capacitor is measured at the trigger and threshold inputs (pins 2 and 6) and depending on the
magnitude of this voltage, an internal RS flip-flop may be set or reset. This output places the
circuit into a charge or discharge cycle. On charging, the capacitor voltage rises to 2/3 Vcc and
on discharge the capacitor voltage falls to 1/3 Vcc. At the upper limit, the threshold input turns
off the internal flip-flop, and at the lower limit, the trigger input turns it on. The output voltage
(pin 3) is a buffered copy of the flip-flop output and hence is a digital signal. The resulting pulse
waveform defines the 555 oscillator signal.
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Figure 4.1 LM555 IC astable schematic

4.1

SENSOR DESIGN

To design a temperature circuit using the LM555 IC, the resistor RB is replaced with a
thermistor to convert temperature into a waveform whose off-time is directly proportional to
temperature (negative temperature coefficient). Thermistors have three unique properties:
•

Change in resistance per degree Centigrade is large

•

Resistance decreases with increasing temperature

•

Resistance has a nonlinear exponential response curve
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In astable mode, the 555 timer can drive two LEDs causing a blinking effect by
connecting two LEDs with series resistors as shown in Figure 4.2. When the output (pin 3) is
high, there is not enough voltage drop across the pull-up resistor and LED to turn the LED on,
but current flow through the other LED (which is now forward biased) and into the output (pin 3)
and out the ground lead (pin 1).

Figure 4.2 LM555 temperature sensor schematic
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4.2

CAD DESIGN

∆X (in)

∆Y (in)

∆Z (in)

Cavity

Figure 4.3 Cavity design concept for the LM555 temperature circuit

The initial CAD design concept for the LM555 temperature sensor was intended to be a
proof of concept and only utilize the XY-plane for routing and component placement. To embed
a component in a SL part, a cavity will be designed in the CAD file that will be large enough
hold an electrical component and any pins that are part of the component. Calipers are used to
measure the length, width and height for each component to fit in a rectangular box. Using
Solidworks 3D CAD design software, a rectangular extrusion cut or cavity was designed using
the dimensions of the electrical component to fit in including pins. The process of measuring a
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component and fitting the part into a rectangular cavity extruded in CAD software is illustrated
in Figure 4.3. The following is the procedure used to design the LM555 temperature circuit
using CAD software.
•

Measure the length, width and height of each electrical components

•

Using CAD software, create a rectangular body that has an XY-plane that is large enough
to house all components and that has a z height of at least 0.020” greater than largest
component z height

•

On the top surface of the rectangular body, cut rectangular cavities that will house each
electrical component using their measured dimensions as shown in Figure 4.3

•

Arrange the component cavities to match the location of the components in the electrical
schematic that is shown in Figure 4.2

•

Extrude a second layer with a height of 0.012” on the top surface of the first layer to
encapsulate all electrical component cavities

•

Extrude cut cylindrical vias downward from the top layer to the second layer in order to
provide access to each electrical component pin as shown in Figure 4.5 The diameter of
the vias are at least 0.040” in order for a wire to be inserted though the vias during the
cleaning processes to remove resin

•

Export, prepare and slice the CAD file as explained in section 3.2

•

Using 3D Lightyear®, the vector file is opened to determine the layers in which to
interrupt the build process to insert components.
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Component Cavities

Figure 4.4 CAD design for the LM555 temperature circuit using Solidworks software

Vias to provide access to component pins below

Figure 4.5 Top layer showing vias that provide access to each component pin
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4.3

SL/DP PROCESS

The SL procedure used to manufacture the LM555 temperature circuit with embedded
electronics is manufactured without removing the part from the SL machine platform until the
completion of the DP process. The SL process was initiated by building the SL base with
cavities and vias, for inserting the electronic components, using the first set of STL files as
shown in Figure 4.6. Once the SL part reached a predetermined layer in the STL file, the build
was interrupted without raising the platform, the vat was lowered to expose the top surface, and
the cavities and vias were cleaned by removing trapped uncured resin prior to inserting the
electronic components. All components were manually inserted into their respective sockets by
simply placing the component into the cavity with their pins facing upwards and assuring that the
component is below the last built layer and aligned perpendicular to the SL part surface. The
length of each component pins was clipped to provide a length that is perpendicular to the top
surface, thus allowing the build to continue with regular Zephyr™ blade sweeping (Figure 4.7).
If a component is not properly inserted into its cavity and is protruding above the last built layer,
the Zephyr™ blade will knock the part off from its supports as the blade sweeps across and
causing the build to abort. Once all components are inserted, the vat is raised to its previous
position and the resin level was re-adjusted. When the resin level is adjusted, all cavities and
vias are filled with resin due to the part being submerged in resin as the build is continued to
embed all components. The build is interrupted again once all components were embedded
while providing access to the connector pins of the electronic components via precise holes
manufactured during the SL build as seen in Figure 4.7. The vat was lowered to expose the top
surface of the SL part to begin the DP process.
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LabVIEW® was used to guide the traverse system as well as control the dispensing for
the DP interconnects using the 2405 Ultra Dispensing System. The dispensing syringe was
directed from a predetermined home position (which allowed normal SL build without any
obstructions) to the starting position for the DP process using the precision 3-axis traverse stages.
The traverse sequence (which a set of simple motion commands) was initiated, and the
dispensing was controlled to start and stop as and when necessary to complete the entire DP
circuit in one sequence (Figure 4.8). After the ink deposition was complete, the functional part
was removed from the machine, and cured using a standard heat convection oven. To test the
effectiveness of the ink curing, the resistivity of the functional test piece, placed in a heat
convection oven at 138 ˚C, was monitored and recorded at 15 min intervals. The total time for
manufacturing the completed part with embedded components and DP interconnections was
approximately three and a half hours.
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Figure 4.6 SL LM555 temperature circuit with component cavities
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Figure 4.7 SL LM555 temperature circuit with components embedded
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Figure 4.8 SL LM555 temperature circuit with DW lines dispensed
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4.4

RESULTS AND CONCLUSIONS

The LM 555 temperature circuit manufactured using stereolithography and direct-print
was analyzed to validate its performance against its equivalent temperature circuit built on a
breadboard. The analysis included testing both circuits concurrently at a temperature range of 20°C to 90 °C using a convection oven and a freezer. Each circuit was maintained for 5 minutes
at the desired testing temperature to approximately achieve thermal equilibrium prior to
measuring the resistances and capacitances across the components, which affected the frequency
of the LEDs.

The resistance of the thermristor and capacitance of the capacitor of the

breadboard circuit were measured by placing standard alligator clips on the leads of the
components and measured using the multimeter. For measuring the parameters on the SL/DP
circuit, standard wire jumpers were wrapped around the alligator clips. The leads of the wire
jumpers were inserted into the DP ink lines across the components of the RP circuit,
consequently including any parasitic variation that might be induced by the DP ink lines.
The thermistor’s properties were confirmed in Table 4.1 and 4.2, which exhibit an
increase in its resistance as temperature decreases and vice versa. The capacitance in the
temperature circuit is independent of temperature and varied slightly from its selected value, but
is required to determine the frequency of oscillation of the output. Figure 4.9 illustrates the
comparison of the RP circuit and breadboard circuit under different temperature settings and
indicates that temperature is exponentially related to the resistance of the thermistor, as expected.
Figure 4.10 verifies that the temperature is linearly related to frequency of both the RP circuit
and the breadboard circuit as predicted at different temperatures. Results from the temperature
test conclude that the LM555 temperature circuit operates similar to the breadboard circuit with
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minimal variation demonstrating that stereolithography and direct print technologies are capable
of fabricating electronic circuits.

Table 4.1 SL/DW measured parameters
Temperature
( °C )
-20
-10
0
10
20
30
40
50
60
70
80
90

Resistance Capacitance Frequency
(Ω)
(F)
( Hz )
12552
9.97E-05
0.55
4823
9.97E-05
1.36
2997
9.97E-05
2.07
1871
9.97E-05
3.05
1233
9.99E-05
4.16
863
1.00E-04
5.28
604
1.00E-04
6.52
430
1.01E-04
7.67
323
1.01E-04
8.66
230
1.01E-04
9.77
162
1.02E-04
10.66
110
1.02E-04
11.57

Table 4.2 Breadboard measured parameters
Temperature Resistance
( °C)
(Ω)
-20
12525
-10
4813
0
2990
10
1867
20
1231
30
863
40
604
50
431
60
324
70
231
80
163
90
111

Capacitance
(F)
9.95E-05
9.96E-05
9.96E-05
9.98E-05
1.00E-04
1.00E-04
1.00E-04
1.01E-04
1.01E-04
1.02E-04
1.02E-04
1.02E-04
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Frequency
( Hz )
0.56
1.36
2.07
3.05
4.16
5.28
6.52
7.66
8.65
9.66
10.65
11.55
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Figure 4.9 Temperature vs. Frequency plot
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Figure 4.10 Temperature vs. Resistance plot
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CHAPTER 5

SL/DP APPLICATION: WIRELESS MOTION SENSOR

A wireless motion sensor with a potential to be utilized as a border security application
was designed to expand on the capabilities of manufacturing electronics using SL and DP.
SL/DP provides the ability to further miniaturize electronics that are not readily easy on PCS
technology such as tightly embedding electronics in dielectric material that can naturally
minimize the effects of electromagnetic coupling in RF applications. The goal of designing a
wireless motion sensor is to determine whether it is feasible to manufacture RF applications
using the processes defined in the LM555 temperature circuit. The functional requirements
desired for the wireless motion sensor include:
•

Resistant to reverse engineering

•

Difficult to detect by violators

•

Durable

•

Capable of operating in extreme (high) temperatures

•

Mobile

5.1

SENSOR DESIGN

The rfPIC12F675K (Microchip Technology Inc., Chandler, Arizona) was selected as the
microcontroller for the motion sensor due to its embedded RF circuitry which minimizes the
number of components needed externally to design an RF transmitter and its low power
consumption allows the rfPIC12F675K to operate using a battery. Passive infrared (PIR) sensors
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were chosen as the motion sensing devices due to their wide motion sensing area and small
profile that allow them to be easily embedded in SL. The Panasonic MP1211 (Panasonic
Electric Works Corporation of America, New Providence, New Jersey) has a motion sensing
area of 110° at a maximum distance of 10 meters and operates at 5V while drawing current of
0.17µA. A block diagram of the motion sensor that will be embedded in resin is illustrated in
Figure 5.1.

rfPIC12F675
Microcontroller

Integrated
RF circuitry

SFF Substrate

PIR Motion
Sensor

Loop
Antenna

Figure 5.1 Motion sensor block diagram

The rfPIC12F675K is a fully integrated UHF transmitter capable of transmitting data by
amplitude shift keyed or frequency shift keyed (FSK) modulation and operates at the unregulated
frequency band of 290-350 MHZ. The external components required are a crystal to set the
transmit frequency, a supply bypass capacitor, and two to seven biasing/impedance matching
components to get maximum power to the antenna.
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ASK was selected as the modulation method because the FSKOUT and DATAFSK
connections are not used resulting in less connections.

In ASK modulation the data is

transmitted by varying the output power (see Figure 5.2) and the DATAASK pin enables the PA
that toggles the pin turns the RF output signal on and off. The transmitted bits are encoded with
a pattern of frequent level transitions known as pulse width modulation (PWM) in order to
synchronize the data bits to the receiver. To determine the crystal oscillator, the transmitting
frequency of 315MHz is divided by the phase lock loop (PLL) multiplier of 32, which yields a
crystal oscillator of 9.84375 MHz, as illustrated in equation 5.1. A PLL circuit creates an output
signal synchronized to the phase of the crystal reference signal.

f transmits = f RFXTAL * 32
Equation 5.1 Transmitting frequency calculation

Figure 5.2 ASK modulation
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A loop antenna was selected as the type of antenna for the wireless motion sensor
because of their small size and performance. A loop antenna is a loop constructed of wire that is
turned to resonate at a particular frequency. A small loop antenna needs to be matched to the
impedance of the transmitter output to achieve maximum power transfer. By adding a small
primary loop and by controlling the mutual inductance of the resulting transformer, the low loop
resistance is transformed to the value desired achieving maximum power transfer.
To design the small loop antenna, the area of the loop should be as large as possible with
the trace width about 80 mils.

The loop antenna design will not be correct if electrical

components or traces are inside of the loop antenna or very close to the loop. The values of
capacitors used in the design are based on the calculations provided by the rfPIC12F675
datasheet and is illustrated in Table 5.1.

Table 5.1 Loop antenna tuning components for 315 MHz frequency
Frequency
315 MHz

R9
220Ω

C4
22pF

C5
5.0pF

C6
22pF

To achieve the tuning capacitor values as shown in Table 4.3, two capacitors were
connected in series capacitors permitting many combinations of values between standard
capacitor values, which are helpful to finely tune the small loop antenna to the exact resonant
frequency. A less flexible alternative would be to build several boards and vary the antenna
length on each one until it was optimized for a standard-value capacitor. To achieve maximum
power, the power select resistor is left open. The schematic for the wireless motion sensor is
shown in Figure 5.3.
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The wireless motion sensor was programmed using Assembly Language since the
rfPIC12F675K only has 35 instructions that are single cycle instructions except for branches.
The wireless motion sensor is initially in sleep mode to consume the least amount of current and
prolong battery life. When motion is detected by a difference in infrared radiation, the PIR
sensor sends a ‘high signal’ of VDD to the rfPIC12F675K microcontroller interrupting it from
sleep mode and it the motion sensor transmits a string of information to the receiver. A software
flowchart of the wireless motion sensor is shown in Figure 5.4.

Figure 5.3 Motion sensor schematic
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Sleep

No

Motion
detected

Yes

TX buffer
delay

Transmit
data

Figure 5.4 Flowchart for the wireless motion sensor

63

5.2

CAD DESIGN

The goal of the wireless motion sensor was to determine the feasibility of manufacturing
an RF application using stereolithography and direct print as described with the LM555
temperature circuit. The CAD modeling process of the LM555 as described in section 4.2 is
repeated to model the wireless motion sensor using SolidWorks software (Figure 5.5).
Each component is designed to be placed on the bottom surface of the motion sensor and
have four vias to secure each pin and to provide a better interface for the DP ink. Although the
optimal placement of each component would be adjacent to other components in order to reduce
the area of the circuit, this is not practical for the loop antenna components. Since this section of
components emits electromagnetic fields, the proximity and angle of each component is critical
for proper operation, therefore the placement of all components is modeled after the PCB
schematic. To allow access for the DP ink to the rfPIC12F675K’s low profile pins, a fitted
cavity was designed for the microcontroller to ‘press fit’ on the top surface of the sensor. Ink
traces were drawn in the model to assist with measuring the position of each ink trace when
registering for DP depositing.

5.3

SL/DP PROCESS

The SL/DP process for the LM555 temperature sensor that was described in section 4.3
was followed.

The SL build was initiated by fabricating the wireless motion sensor with

component vias in one continuous build. Once the SL part was built it was drained and removed
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from the SL/DP setup platform. The part was post treated by using Isopropyl and rubbing off
any uncured resin as well as running a copper wire thru all vias to break any semi-cured resin.
The part is finally post cured in a UV oven prior to inserting the electronic components. Each
component pin was inserted upward through one via and then back through a second via and
clipped using wire cutters. This process fixed the component in place and created a snap fit for
the pin. The rfPIC12F675K and its pins were aligned on the top surface with its cavity then
press fitted into place. The position of each ink traces for the motion sensor was measured using
the SolidWorks model and inputted to a LabVIEW® program which controls the DP traverse
stages. The SL/DP process followed for the wireless motion sensor is shown in Figure 5.6

Figure 5.5 CAD model design for the wireless motion sensor
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Figure 5.6 Wireless motion sensor SL/DW process
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5.4

RESULTS AND CONCLUSIONS

Since all components were embedded, it was difficult to test voltages and output signals
from the rfPIC12F675 using an oscilloscope without damaging the circuit. Therefore, to test the
3D motion sensor, a Graphical User Interface (GUI) and a receiver circuit were developed. The
receiver setup collects any information that is transmitted from the wireless motion sensor and
converts the data bits to Recommended Standard 232 (RS232) that is received by a computer and
displayed in the GUI application. To simulate this, a laptop with the GUI and receiver setup
were placed 10 meters with line-of-sight (LOS) from the motion sensor in an open field. The
transmitter was programmed to transmit a binary message of 101100 when motion was detected.
A Tektronix oscilloscope (model #TDS 210, Tektronix Inc., Portland, Oregon) was used
to measure the transmitting signal by gently making contact between the probe and DP trace of
the antenna output (pin 20) of the rfPIC12F675K. The measurements captured where noisy, but
after adjustments to the sampling rate of the oscilloscope (500 µs) and the resolution (5.00mV)
were made, the transmitted bits were accurately captured as 101100. Figure 5.7 illustrated the
measured output transmitted data bits of the wireless motion sensor as motion is detected. Figure
5.8 shows the GUI application after receiving the transmitted data bits of 101100. Noise was
also captured on the GUI. The measured output and the GUI application both demonstrate the
capability that an RF application is possible to manufacture using stereolithography and direct
print. Noisy transmission indicates that there are issues with impedance matching, which could
result from the direct print traces, component placement or component tolerances. The full
extent on the efficiency of the wireless motion sensor needs to be tested. Due to the lack of
equipment available, the radiation patterns and the tuning of the antenna were not made.
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Figure 5.7 Oscilloscope measurements of the transmitted data bits

Figure 5.8 GUI application for the wireless motion sensor
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CHAPTER 6

CAD DESIGN RULES

The LM555 temperature sensor provided the groundwork for 3D electronics
manufacturing using stereolithography and direct print. Although the previous applications were
successfully fabricated, design rules and constraints need to be introduced in the CAD design
phase in order to increase yield and provide the ability to manufacture more complex
applications, while introducing 3D component place and routing. The following sections discuss
the introduction of CAD design rules and constraints based on the design issues with the LM555
temperature sensor and the wireless motion sensor.

6.1

SNAP FIT CAVITY

The biggest issue with embedded electronics is components shifting in their cavity during
the SL building process.

This issue created conductive traces and component pins to be

misaligned creating a non-functioning interconnect that caused circuits to fail and is shown in
Figure 6.1. A cavity housed both a component and its pins, but nothing was designed to hold a
component or its pins in a particular orientation.
A new cavity design is being introduced in which the rectangular design is replaced by a
contour cavity for each component and its pins creating a snap fit design. A snap fit is an
effective method to design the fastening of an object and are commonly used as an assembly
method for injection molded parts. Snap fits are very useful because they eliminate screws,
clips, adhesives, or other joining methods. To design a snap fit cavity, calibrated calipers are
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used to measure the dimensions of all features of a component. It was determined that a 10-15%
overestimate is necessary to ensure that the component feature will fit inside the cavity, without
putting too much force when inserting the component. Anything less than 10% overestimate will
result in a component feature scrapping the sides of the cavity and possibly bending or damaging
the part.

If the measurement is above 15% the snap fit cavity will be too large and the

component will be able to shift. A datasheet for each component is useful since most datasheets
have a section in which the packaging of the component is described. The features that are
critical for a CAD contour snap fit cavity design for an 8 pin dual in-line (DIP) PIC12F675
microcontroller is illustrated in Figure 6.2 and the actual measurements with overestimate
compared with the datasheet measurements are listed in Table 6.1.
To embed the PIC12F675in its snap cavity, the microcontroller is placed upside down
with its pins facing upwards. If building with sweeping, then the pins of the component must be
bent 90° away from the component at the top to seating plane so the pins can be parallel to the
top surface of the resin. The top view of the CAD design snap fit cavity for the PIC12F675 is
shown in Figure 6.3. From the SLA/250/50 user manual, the minimum distance between a
feature (cavity) and an edge of an object should be at least 20 mils. If a cavity is placed closer
than the recommended distance, the area between the cavity and the edge deforms causing
uneven surfaces and degraded strength. An example of the minimum distance to place a cavity
to an edge is illustrated in Figure 6.4.
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Figure 6.1 Pin/Trace misalignments

Figure 6.2 Dimensions for a PIC12F675
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Table 6.1 Measured dimensions for PIC12F675 snap fit cavity

PIC12F675 feature
Top to seating plane
Lower lead width
Upper lead width
Lead thickness
Overall length
Pitch
Shoulder to shoulder width
Tip to seating place

Measured (in)
0.213
0.020
0.066
0.165
0.402
0.110
0.275
0.143

A
b
b1
c
D
e
E
L

Datasheet (in)
0.210
0.018
.06
.015
.365
0.100
.250
.130

Figure 6.3 Top view of the snap fit cavity for a PIC12F675

Resin
Cavity
Edge

20 mils
Figure 6.4 20 mil minimum cavity placement from an edge to prevent feature
deformities
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6.2

INK CHANNELS

The flow rate at which the 2405 Ultra Dispensing System dispenses conductive ink is
manually controlled causing inconsistent volume and overflow of conductive material. In order
to control the volume of ink being dispensed and prevent shorts, channels are introduced. The
dimensions of the channels were determined by an electrical resistance experiment.

The

resistance of a thin film is directly proportional to the resistivity and is an important quality
control component of the ink trace. Therefore, resistivity may be the largest single item to
determine the repeatability and function of a coating. Sheet resistance has the units of ohms, but
it is convenient to refer to it in ohms per square since the sheet resistance produces the resistance
of the coating within any square area. Resistivity is the inherent property of the material which
gives it electrical resistance. Sheet resistance is the resistance of a thin sheet of material which
when multiplied by the thickness gives the value of resistivity. Electrical resistivity is the
capacity of a material to impede the flow of electric charge and is a function of both geometry
and resistivity of the material. If the length of the trace is increased, the measured resistance
would increase. If the area of the trace would decrease, the measured resistance would also
increase. Resistivity is defined as the resistance in the wire, multiplied by the cross-sectional
area of the wire, divided by the length of the wire and is expressed in equation 6.1
 A
l 

ρ = R 
Equation 6.1 Electrical resistivity

Where
•

R is the electrical resistance measured in ohms
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•

A is the cross-sectional area of the conductor measured in square meters

•

l is the length of the conductor measured in meters
The electrical resistance test is necessary to determine the optimal dimensions for the ink

channel that that will achieve the lowest electrical resistance. To obtain a measureable electrical
resistance necessary to calculate the resistivity of E1660, a large resistor in a serpentine is
designed using CAD software. Figure 6.5 illustrates the top view of the serpentine design using
Solidworks.

Figure 6.5 Serpentine resistor designed using CAD model for electrical resistivity test

Initially the channels were designed to have the smallest possible dimensions which is
equal the to the SLA machine’s resolution of 0.004”. Several attempts to manufacture channels
with 0.004’ width x 0.004” height and 60” length failed because the quality of the channels was
not consistent and the wall features were too fragile (Figure 6.6). After several iterations,
channels with 0.012” width x 0.008” height (Figure 6.7) were the smallest dimensions that
manufactured consistent channels and thus were selected for the channel electrical resistivity
test. The total length of the serpentine channel is 60 inches from end-to-end. 20 samples were
manufactured and randomly separated into 4 samples per test. The channels were filled with
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E1660 conductive ink using the 2405 Ultra Dispensing System and were post cured together in a
convection oven at the manufactures recommendation of 138°C for 15 minutes. Electrical
resistance was measured at the two ends of the serpentine trace using an Agilent LRC Meter
(Model # 4262B, Santa Clara, CA). Data collected during the test is shown is plotted in Figure
6.8 and listed in Table 6.2.

Figure 6.6 Serpentine channels with 0.004” width x 0.004” height

Figure 6.7 Serpentine channels with 0.012’ width x 0.008” height
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Figure 6.8 Electrical resistance measured from 20 serpentine resistor samples with a
total length of 60 inches end-to-end

Table 6.2 Measured electrical resistances of 20 serpentine channel samples filled with
E1660 ink

Test 1
Test 2
Test 3
Test 4
Test 5

Sample 1
9.1
9.2
9.2
9.4
9.5

Sample 2
8.5
8.7
8.7
9.0
8.8

Sample 3
9.5
9.7
9.7
9.8
9.7

Sample 4
9.1
9.4
9.4
9.6
9.6

The average resistance measured from the 20 samples was 9.28 Ω and the average
resistivity was calculated using Equation 6.1 to be 1.4848E-6 Ωm which is about 237x larger
than the resistivity of pure silver (6.2598E-7). To keep the resistance down, the length of all
traces using ink channels should be kept to a minimum. Using ink channels, traces were able to
be dispensed with a pitch of 24 mils which is sufficient for Shrink Small-Outline Package
(SSOP) electronic.
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CHAPTER 7

SL/DP APPLICATION: 3D HALL EFFECT SENSOR

The LM555 temperature sensor and the wireless motion sensor both demonstrated the
ability to manufacture electronic circuits using stereolithography and direct print, but component
placement and routing was limited to only two-dimensions. An application that uses single ICs
to gathers information in a single axis for 3D sensing requires two or more printed circuits
boards if fabricated using traditional methods as shown in Figure 7.1.

The need for

miniaturization could be advanced further by fabricating electronics using SL/DP, which provide
the design freedom of three-dimensions and eliminating the need of multiple PCB boards. To
explore the full capabilities of 3D component placement and off-axis routing, a new application
was developed.

Figure 7.1 3-axis magnetic field sensor using two PCB boards
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7.1

SENSOR DESIGN

A magnetic flux sensor was developed to detect changes in magnetic fields in every
direction, which can be used as a magnetic field detector that generate a warning if there is an
increase in magnitude magnetic fields or detection of magnetic materials by monitoring the
imposed field caused by magnetic items. The magnetic sensor requires three hall-effect sensor
ICs to be mounted in the xyz-plane in order to achieve an omnidirectional sensing. SL/DP
makes it possible to manufacture an integrated 3D sensor that eliminates the use of multiple PCB
boards that are required for 3D component placement. In this section, a novel approach of using
the SL/DP to provide three-dimensional off-axis component placement as well as threedimensional off-axis routing is described.
The magnetic flux sensor utilizes three one-axis hall-effect sensors (CSA-1VG, GMW
Associates, San Carlos, CA) to detect changes in magnetic fields for each axis, which generate a
linear output voltage proportional to a magnetic field. The system is based on three magnetic
sensors which detect the x, y and z components of the magnetic field in the environment B =
(Bx, By, Bz). The current signals produced by the sensors are multiplexed, transformed into
voltages, equalized and converted into the digital domain using the analog to digital converter
(ADC) inputs of a PIC12F675 microcontroller (Microchip Technology Inc., Chandler, Arizona).
The PIC12F675 is an 8-pin DIP package chip with a 10bit ADC, 1024 words of program
memory, 64 Bytes of RAM and 128 Bytes of EEPROM, an internal oscillator and a comparator.
The PIC12 microcontroller was programmed in assembly language and includes non-volatile
memory in order to store the program with no additional configuration chips required.

78

The 3D magnetic flux sensor includes two LEDs that are controlled by the PIC12. The
software begins by configuring the LEDs, ADC and setting the voltage reference to 2.5V,
therefore each bit of the 10bit ADC is worth 2.5V/1023 = 2.44mV. The software initiates an
endless loop that continuously measures the analog voltage of each axis and determines if any of
the three voltages exceeded a specific threshold. If more than one value exceeds the threshold,
software determines which axis had the highest magnitude and then sets the LEDs accordingly.
One or both of the LEDs turn on to communicate which axis measured the greatest flux. The
yellow LED only indicates the X-axis; the red LED alone indicates the Y-axis and both LEDs on
means that the Z axis was the most significant. If all flux values were less than the threshold,
both LEDs turn off to conserve power. Figure 7.2 illustrates the schematic of the 3D magnetic
flux sensor.

CSA
1V
CSA
1V
CSA
1V

7.2

CAD DESIGN

Previous CAD designs for electronics packaging only utilized the XY-plane. To take
advantage of the 3D capabilities of stereolithography and direct print, new design features need
to be introduced by the implementation of ff-axis component placement and routing
implemented by the addition of a third dimension. By placing components and routing on all
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planes, the size of the circuit is greatly reduced, providing a new degree in electronics
miniaturization. The goal of the 3D magnetic flux sensor is to exhibit a true 3D application and
provide new levels of design freedom in electronics packaging.
The CAD design for the 3D sensor begins with the three Hall Effect sensors snap fit
cavities designed on the side walls of a cube to achieve true 3D sensing as (Figure 7.3). The
dimensions of the cube (0.5” x0.5” x0.5”) were measured to be equal to the housing of the 3-axis
magnetic field sensor shown in Figure 7.1. The largest components (PIC12F675, two LEDs,
power connector) were embedded from the top face of the cube because the lack of room on the
sides of the cubes due to the Hall Effect sensors. Ink cavities (as described in Chapter 6) are
used for the routing, which begins from the PIC12F675 and traced to its corresponding
component.

When there was an issue with intersecting traces, under-arch tunnels were

introduced to extend the two-dimensional routing and avoid routing congestion. Both tunnels are
highlighted in Figure 7.4. If traces were required to cross due to only using one plane of routing,
12 mil circular 180° or 90° tunnels were revolved cut into the substrate to avoid shorting
between two independent traces. These tunnels were then pumped with conductive inks and
thermally cured to provide continuity. One limitation to this approach is the requirement of
being thermally cured. Conversely, the channel interconnects have the option of being cured
with UV as the ink remains near the surface of the substrate at the time of dispensing even if
further SFF builds continue above the channel subsequently. Vertical interconnects that could be
used to tie together signals from more than one parallel plane of routing clearly are possible
using a similar tunneling technique.
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Figure 7.3 Off-axis component placement for the 3D magnetic flux sensor CAD design

Figure 7.4 Off-axis routing for the 3D magnetic flux sensor CAD design
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Figure 7.5 Close up of the tunnels introduced for the 3D magnetic flux sensor

7.3

SL/DP PROCESS

Since the 3D magnetic flux sensor is the first true three-dimensional application
fabricated using the SL/DP process, multiple stop during the build are necessary to insert
components at different layers. To determine which layers the build should stop at, the CAD file
is prepared as explained in section 3.2 and the sliced file is shown in Figure 7.6. After the file
has been sliced, the vector file is viewed to see simulate the build layer-by-layer. The first stop
is for the power connector is determined to be 0.884” because the subsequent layer begins to
embed the power connector. The last build stop is layer is 1.096 and is for the insertion of the
PIC12F675 and two LEDs. The two build stops are shown in Figure 7.7. The Hall Effect
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sensors are not embedded and thus are not necessary to insert during the SL building phase and
are inserted after the part is complete. An example of a build command to start and stop the SL
build process at specific layers is: filename /nodrain /startlayer# /stoplayer#. The file name is
simply the name of the saved building files, nodrain is a command that tells the SLA machine
not to raise the part after the last layer is complete, startlayer# tells the SLA machine which layer
to start on and stoplayer# is the last layer to be built. The complete list of building commands
are listed in the SL250/50 user manual.

Figure 7.6 Sliced 3D magnetic flux sensor

First stop layer 0.884”
(b) second stop layer 1.096”
Figure 7.7 Vector file showing the stop layer for component insertion
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After the power connector, PIC12F675 and the two LEDs have been embed and the 3D
magnetic flux sensor build is complete, the part is drained and post processed as explained in
section 3.2.3. Dispensing of the conductive ink traces was performed by manually controlling
the syringe and flow rate of the 2405 Dispensing System. The dispensing tip was placed inside
the ink channel and filled to the top, and then the syringe was moved across the channel until the
whole channel was filled to the top with ink. For off-axis routing, the 3D magnetic flux sensor
was rotated so the plane that was being inked was facing to the top. The same method for filling
ink channels was used for the under-arch tunnels. If conductive ink was spilled outside of the
ink channel, a dry q-tip can clean the surface from the ink. Once the DP process was complete,
the 3D magnetic flux sensor was thermally cured at the manufactures recommendation of 138°C
for 15 minutes. The complete 3D magnetic flux sensor is shown in Figure 7.8.

Figure 7.8 SL/DP manufactured 3D magnetic flux sensor with off-axis component
placement and routing
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7.4

RESULTS AND CONCLUSIONS

A three-dimensional off-axis magnetic flux sensor was demonstrated to illustrate the
utility of this proposed capability. This 3D magnetic flux sensor provided novel approach to
providing off-axis component placement and routing in the integration of electronics systems.
This application satisfied many of the initial goals for the SL/DP research which was to provide
3D packaging of electronics with increase functionality by including a microcontroller and two
LEDs to the 3D package.

The advantages of this new capability include improved

miniaturization and design freedom for electronics as well as opening the door to sensor systems
that require components with orthogonal placement. Further work is required to automate many
of the steps in this proposed fabrication technique potentially useful for electronic devices in
which three dimensional component placement provides a substantial benefit.
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CHAPTER 8

CONCLUSIONS AND FUTURE WORK

The successful integration of stereolithography and direct-print technologies to
manufacture three-dimensional electronics with increased functionality was described in prior
chapters. The first application (LM555 temperature sensor) manufactured using SL/DP was
designed using only two-dimensions and served as a proof of concept.

The proceeding

application (Wireless motion sensor) exhibited the potential of more advance electronics being
manufactured using this SL/DP technology. Initially many circuits would fail and many of these
critical issues were identified during the research and development of the temperature sensor and
the wireless motion sensor and were addressed. The introduction of snap fit cavities with
overestimates, ink channels with resistance tests to determine the optimal dimensions, under-arch
tunneling, the CAD design procedure, file preparation, export, SL build, post processing and DP
inking were established and considerably increased the yield SL/DP electronics.
Snap fit cavities corrected many of the issues that were first identified with the SL/DP
process by eliminating component shifting during the build. This design feature limited the
possibility of misalignment between the component pin and the DP trace. Ink channels assisted
with the ability to dispense small DP traces which made the routing of the Hall Effect sensor
(SSOP packaging) possible. Ink channels create a more uniform volume distribution compared
to the manually controlled flow rate of the DP dispensing system. Ink channels also minimized
the possibility of creating a short by preventing excess conductive ink material from spreading.
The ink channel dimensions were determined by an electrical resistance experiment that was
designed with different channel dimensions (width and height) that directly affect the resistance
of an ink trace. The smallest and least resistive lines are the preferred choice, but there is a limit
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of how small a channel can be consistently manufactured. Several combinations of length and
height were explored and ultimately the smallest and least resistive channels that could be
manufactured were 12 mils wide and 8 mil height that provided an electrical resistance of
1.4848E-6 Ω m, which is more than 200x larger than pure silver. Several other design rules were
implanted such as the minimum spacing between a feature and an edge is 20 mils and the
minimum layer thickness between two stacked components is 20 mils. The integration of SL/DP
plus the design rules and improved designs provided the foundation to the successful design and
fabrication of a 3D magnetic flux sensor and thus accomplishing the goal of this research: 3D
electronics packaging integration using SL and DP.

8.1

FUTURE WORK

Although ink channels provided the ability for smaller DP traces to be dispensed by
controlling the volume of conductive ink, ink channels also limit the research of how small we
can dispense traces. The dimensions of the ink channels are directly proportional the resolution
of the SLA machine being used.

Unless a higher resolution can be obtain by upgrading

equipment, ink channels should be limited in use until the DP process and be fully automated.
By automating the DP process, it can be possible to dispense traces in the micron range instead
of the mils which is obtained by manually dispensing.

Automation can provide further

miniaturization by dispensing traces to smaller component packages such as ball grid array.
To make automation possible, UV curable inks should be investigated. Currently the DP
traces are manually dispensed outside of the SL250/50 machine. The main reason for this, other
than the lack of automation, is because the UV laser utilized by the SL250/50 isn’t powerful
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enough to cure the current ink (E1660). If the thickness of the DP traces reach the micron range,
then it is possible that the current system can handle curing of E1660.
The last issue that hasn’t been solved for SL/DP electronics fabrication is how to fully
cure or dispose of uncured resin. This is mainly an issue when dispensing traces in the SLA
machine. The interaction between conductive ink and uncured resin causes the ink to disperse
and reduces the conductivity of the material.
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APPENDIX A

WIRELESS MOTION SENSOR CODE

; Files required:
;
p12f675.inc
;
;
;---------------------------------------------------------------------;
; Program Description:Wireless Motion Sensor with GPS
;
;---------------------------------------------------------------------list
p=12f675
; list directive to define processor
#include <p12f675.inc> ; processor specific variable definitions
errorlevel -302

; suppress message 302 from list file

__CONFIG
_CPD_OFF & _CP_OFF & _BODEN_OFF & _MCLRE_OFF &
_PWRTE_OFF & _WDT_OFF & _INTRC_OSC_NOCLKOUT
;---------------------------------------------------------------------; Variables
;---------------------------------------------------------------------; Data Memory Organization
;
; Register locations 0x20 to 0x5F (64 bytes) are General Purpose
; registers, implemented as static RAM and are mapped across both
; banks. Load contents to be transmitter in these register locations lsb.
cblock 0x20
w_temp
status_temp

; used for context saving
; used for context saving

TEMP

; General Purpose Temporary register

CSR0

; TX buffer shift register

Count
Count2
BitCount
TimeHi
TimeLo
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FuncBits

; Function Bits

;bitbanging variables
count
rcv_byte
rb2
rb3
rb4
rb5
rb6
rb7
rb8
rb9
rb10
rb11
rb12
rb13
rb14
rb15
rb16
rb17
rb18
rb19
rb20
rb21
rb22
rb23
rb24
rb25
rb26
rb27
rb28
rb29
rb30
rb31
rb32
rb33
rb34
rb35
rb36
rb37
rb38
rb39
rb40

; used to adjust the delay time
; the received byte
; the 2nd Received Byte and so on...
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delay_cntr
bit_cntr

; counter for serial delay routine
; number of transmitted bits

endc
;---------------------------------------------------------------------; Defines
;---------------------------------------------------------------------#define TXD GPIO, 2
; (Output) Transmit Data
#define Motion GPIO, 3
; (Input ) Motion Sensor Input
#define RFENA GPIO, 5
; (Output) RF Enable
; GPIO Pins = xx543210
#define GPTRIS B'00001010
; delays/timings
#define TGUARD D'46'
; 46 X TE
#define PREAMB D'16'
; Preamble length = 16 pulses

;sets TRISIO

;**************Bitbanging defines*****************************************
#define serial_in
GPIO,4
;serial data in
#definebit_K
h'32'
; hex DA = 1200 bits/sec (218)
; hex 6b = 2400 bits/sec (107)
; hex 32 = 4800 bits/sec (50)
; hex 17 = 9600 bits/sec (23)
; hex 0A =19200 bits/sec (10)
#define half_bit
bit_K/2
;---------------------------------------------------------------------; Program Memory
;---------------------------------------------------------------------ORG 0x000
; RESET Vector
nop
goto

ORG

; for ICD use
INITALIZE
; goto INITALIZE

0x004

movwf w_temp
swapf STATUS, W
bcf STATUS, RP0
movwf status_temp

; Interrupt Vector
; save W register
; swap status to be saved into W
; ---- Select Bank 0 ----; save STATUS register

;---------------------------------------; Interrupt Service Routine (ISR)
;---------------------------------------94

; An input change on GPIO change sets the GPIF bit. The interrupt can
; be enabled/disabled be setting/clearing the GPIE bit. Individual pins
; are configured through the IOC register.
;
; Clear the IOC interrupt by:
; a) Any read or write of GPIO. This will end the mismatch condition.
; b) Clear the flag bit GPIF
movfw GPIO
; read GPIO
bcf INTCON, GPIF
swapf status_temp, W
movwf STATUS
swapf w_temp, F
swapf w_temp, W

; swap status_temp into W, sets bank to original state
; restore STATUS register
; restore W register

retfie
;---------------------------------------------------------------------; Subroutine: WaitxTE
; Initialization: W x 400us length of delay required
; Output: Count, Count2 as decrementing counters
;---------------------------------------------------------------------WaitxTE
movwf Count2 ; [1]
waitxlp
movlw D'79'
movwf Count

; [1]
; [1]

wait400lp
nop
; [1]
nop
; [1]
decfsz Count,F ; [1]
goto wait400lp
; [2]
;
-------;
79 x 5 = 395us
decfsz Count2,F ; [1]
goto waitxlp ; [2]
retlw 0
;
;

; [2]
total 2 (call) + W x (395 + 5) + 2 (return)
w = 1 -> 406us @4MHz
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;

w = 2 -> 806us @4MHz

;---------------------------------------------------------------------; Initialize PIC12F675
;---------------------------------------------------------------------INITALIZE
; Disable global interrupts during initialization
bcf INTCON, GIE
; disable global interrupts
;---------------------------------------------------------------------; Calibrating the Internal Oscillator is programmed into the last location of
; program memory. This instruction is a RETLW XX, where the literal is
; the calibration value. The literal is placed in the OSCCAL register
; to set the calibration of the internal oscillator.
bsf STATUS, RP0
; ---- Select Bank 1 ----call 0x3FF
movwf OSCCAL
;bitbanging initialization
movlw B'11011111'
movwf OPTION_REG
clrf
VRCON
clrf
ANSEL

; retrieve factory calibration value
; update register with factory cal value

;set internal clock(bit5=0)

bcf

STATUS, RP0
; ---- Select Bank 0 ----movlw 0x07
movwf CMCON
;---------------------------------------------------------------------; GPIO Port
bsf STATUS, RP0
; ---- Select Bank 1 ----movlw GPTRIS
movwf TRISIO

; Write to TRISIO register

bcf STATUS, RP0
; ---- Select Bank 0 ----;---------------------------------------------------------------------; Interrupt-on-Change Register
; Enable or disable the interrupt function for each pin. The interrupt-on-change
; is disabled on a Power-on Reset.Global interrupt enables (GIE and GPIE) must be
; enabled for individual interrupts to be recognized.
bsf STATUS, RP0
; ---- Select Bank 1 ----; GPIO Pins = xx543210
movlw b'00001000'
movwf IOCB
; Interrupt-on-change enabled: GP3
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bcf STATUS, RP0
; ---- Select Bank 0 ----;---------------------------------------------------------------------; Peripheral Interrupt Enable Register
; The PIE1 register contains peripheral interrupt enable bits.
; The PEIE bit (INTCON<6>) must be set to enable any peripheral interrupt.
bsf STATUS, RP0
; ---- Select Bank 1 ----bcf
bcf
bcf
bcf

PIE1, EEIE
PIE1, ADIE
PIE1, CMIE
PIE1, TMR1IE

; EE Write Complete Interrupt: disabled
; A/D Converter Interrupt (PIC12F675 Only): disabled
; Comparator Interrupt: disabled
; TMR1 Overflow Interrupt: disabled

bcf STATUS, RP0
; ---- Select Bank 0 ----;----------------------------------------------------------------------; Interrupt Control Register (INTCON)
; The INTCON register contains enable and disable flag bits for TMR0
; register overflow, GPIO port change and external GP2/INT pin
; interrupts.
bcf INTCON, PEIE
; disable Peripheral Interrupt Enable bit
bcf INTCON, T0IE
; disable TMR0 Overflow Interrupt Enable bit
bcf INTCON, INTE
; disable GP2/INT External Interrupt Enable bit
bsf INTCON, GPIE
; enable Port Change Interrupt Enable bit
;

bcf

INTCON, GIE

; disable global interrupts

;---------------------------------------------------------------------;---------------------------------------------------------------------; Main Program
;---------------------------------------------------------------------;---------------------------------------------------------------------MAIN
bcf
bsf

RFENA
; Disable Transmitter
INTCON, GIE ; enable global interrupts

;---------------------------------; Motion Detection
;---------------------------------SENSOR
movlw 0x00
movwf FuncBits
btfsc Motion
goto Detection
movlw 0x23

; load zero into W
; clear Function Bits register
; Was motion detected?
; Function S0 selected
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iorwf FuncBits, F
Detection
movlw 0xFF
andwf FuncBits, W
btfss STATUS, Z
goto XMIT
bcf RFENA
sleep
goto SENSOR

; Motion detected
; Yes, transmit buffer
; No, disable Transmitter
; Put PICmicro to sleep
; Upon wake-up on pin change, scan push buttons

;---------------------------------; fill in transmission buffer
;---------------------------------XMIT
bsf RFENA
; Enable Transmitter
;***********************************************************************
;Motion is detected, then rfPIC receives data from GPS module,
;stores the GPS Data, and then sends transmits the data
;bitbang_gps
;1
clrf
call

rcv_byte
start_bit

call
btfss

bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

receive
;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

bsf
STATUS,0
rrf
rcv_byte,1
decfsz bit_cntr,1
goto receive
call
bit_delay_R
;**************************************************************************
;***********************check for 'P' hex 50*****************************
rrf
rcv_byte
btfsc STATUS,0
;is it 0? yes, skip and keep going/ no, start again
goto bitbang_gps
rrf

rcv_byte
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btfsc
goto

STATUS,0
bitbang_gps

;is it 0? yes, skip and keep going/ no, start again

rrf
btfsc
goto

rcv_byte
STATUS,0
bitbang_gps

;is it 0? yes, skip and keep going/ no, start again

rrf
btfsc
goto

rcv_byte
STATUS,0
bitbang_gps

;is it 0? yes, skip and keep going/ no, start again

rrf
btfss
goto

rcv_byte
STATUS,0
bitbang_gps

;is it 1? yes, skip and keep going/ no, start again

rrf
btfsc
goto

rcv_byte
STATUS,0
bitbang_gps

;is it 0? yes, skip and keep going/ no, start again

rrf
btfss
goto

rcv_byte
STATUS,0
bitbang_gps

;is it 1? yes, skip and keep going/ no, start again

rrf
rcv_byte
btfsc STATUS,0
;is it 0? yes, skip and keep going/ no, start again
goto bitbang_gps
;****************************************************************************
;2
clrf
call
receive2
call
btfss

rb2
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb2,1
bit_cntr,1
receive2
bit_delay_R

clrf

rb3

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;3
99

call
receive3
call
btfss

start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb3,1
bit_cntr,1
receive3
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;***********************check for 'G' hex47***********************************
rrf
btfss
goto

rb3
STATUS,0
bitbang_gps

;is it 1? yes, skip and keep going/ no, start again

rrf
btfss
goto

rb3
STATUS,0
bitbang_gps

;is it 1? yes, skip and keep going/ no, start again

rrf
btfss
goto

rb3
STATUS,0
bitbang_gps

;is it 1? yes, skip and keep going/ no, start again

rrf
btfsc
goto

rb3
STATUS,0
bitbang_gps

;is it 0? yes, skip and keep going/ no, start again

rrf
btfsc
goto

rb3
STATUS,0
bitbang_gps

;is it 0? yes, skip and keep going/ no, start again

rrf
btfsc
goto

rb3
STATUS,0
bitbang_gps

;is it 0? yes, skip and keep going/ no, start again

rrf
btfss
goto

rb3
STATUS,0
bitbang_gps

;is it 1? yes, skip and keep going/ no, start again

rrf

rb3
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btfsc STATUS,0
;is it 0? yes, skip and keep going/ no, start again
goto bitbang_gps
;*****************************************************************************
*****
;********************************************
;4
clrf
call
receive4
call
btfss

rb4
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb4,1
bit_cntr,1
receive4
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;5
clrf
call
receive5
call
btfss

rb5
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb5,1
bit_cntr,1
receive5
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;6
clrf
call
receive6
call
btfss
bcf

rb6
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
101

btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb6,1
bit_cntr,1
receive6
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;7
clrf
call
receive7
call
btfss

rb7
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb7,1
bit_cntr,1
receive7
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;8
clrf
call
receive8
call
btfss

rb8
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb8,1
bit_cntr,1
receive8
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;9
clrf
call
receive9
call
btfss
bcf

rb9
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
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btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb9,1
bit_cntr,1
receive9
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;10
clrf
call
receive10
call
btfss

rb10
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb10,1
bit_cntr,1
receive10
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;11
clrf
call
receive11
call
btfss

rb11
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb11,1
bit_cntr,1
receive11
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;12
clrf
call
receive12
call
btfss
bcf

rb12
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
103

btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb12,1
bit_cntr,1
receive12
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;13
clrf
call
receive13
call
btfss

rb13
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb13,1
bit_cntr,1
receive13
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;14
clrf
call
receive14
call
btfss

rb14
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb14,1
bit_cntr,1
receive14
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;15
clrf
call
receive15
call
btfss
bcf

rb15
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
104

btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb15,1
bit_cntr,1
receive15
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;16
clrf
call
receive16
call
btfss

rb16
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb16,1
bit_cntr,1
receive16
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;17
clrf
call
receive17
call
btfss

rb17
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb17,1
bit_cntr,1
receive17
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;18
clrf
call
receive18
call
btfss
bcf

rb18
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
105

btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb18,1
bit_cntr,1
receive18
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;19
clrf
call
receive19
call
btfss

rb19
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb19,1
bit_cntr,1
receive19
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;20
clrf
call
receive20
call
btfss

rb20
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb20,1
bit_cntr,1
receive20
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;21
clrf
call
receive21
call
btfss
bcf

rb21
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
106

btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb21,1
bit_cntr,1
receive21
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;22
clrf
call
receive22
call
btfss

rb22
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb22,1
bit_cntr,1
receive22
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;23
clrf
call
receive23
call
btfss

rb23
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb23,1
bit_cntr,1
receive23
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;24
clrf
call
receive24
call
btfss
bcf

rb24
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
107

btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb24,1
bit_cntr,1
receive24
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;25
clrf
call
receive25
call
btfss

rb25
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb25,1
bit_cntr,1
receive25
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;26
clrf
call
receive26
call
btfss

rb26
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb26,1
bit_cntr,1
receive26
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;27
clrf
call
receive27
call
btfss
bcf

rb27
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
108

btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb27,1
bit_cntr,1
receive27
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;28
clrf
call
receive28
call
btfss

rb28
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb28,1
bit_cntr,1
receive28
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;29
clrf
call
receive29
call
btfss

rb29
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb29,1
bit_cntr,1
receive29
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;30
clrf
call
receive30
call
btfss
bcf

rb30
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
;btfss if standard connection

STATUS,0
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btfsc

serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb30,1
bit_cntr,1
receive30
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;31
clrf
call
receive31
call
btfss

rb31
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb31,1
bit_cntr,1
receive31
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;32
clrf
call
receive32
call
btfss

rb32
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb32,1
bit_cntr,1
receive32
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;33
clrf
call
receive33
call
btfss

rb33
start_bit
bit_delay_R
serial_in

;btfsc if connect via 22k resistor
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;btfss if standard connection
bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb33,1
bit_cntr,1
receive33
bit_delay_R

;btfss if connect via 22k resistor
;btfsc if standard connection

;34
clrf
call
receive34
call
btfss

rb34
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb34,1
bit_cntr,1
receive34
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;35
clrf
call
receive35
call
btfss

rb35
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb35,1
bit_cntr,1
receive35
bit_delay_R

clrf
call

rb36
start_bit

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;36
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receive36
call
btfss

bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb36,1
bit_cntr,1
receive36
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;37
clrf
call
receive37
call
btfss

rb37
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb37,1
bit_cntr,1
receive37
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;38
clrf
call
receive38
call
btfss

rb38
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb38,1
bit_cntr,1
receive38
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection
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;39
clrf
call
receive39
call
btfss

rb39
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb39,1
bit_cntr,1
receive39
bit_delay_R

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

;40
clrf
call
receive40
call
btfss

rb40
start_bit
bit_delay_R
serial_in

bcf
btfsc

STATUS,0
serial_in

bsf
rrf
decfsz
goto
call

STATUS,0
rb40,1
bit_cntr,1
receive40
bit_delay_R

movlw 0x73
movwf CSR0

;btfsc if connect via 22k resistor
;btfss if standard connection
;btfss if connect via 22k resistor
;btfsc if standard connection

; store '115' into CSRO

;---------------------------------; Transmission Loop
;---------------------------------TXLoop
; send preamble (50% duty cycle)
Preamble
movlw PREAMB
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movwf BitCount

; init number of preamble bits

bsf TXD
movlw 1
call WaitxTE
bcf TXD
movlw 1
call WaitxTE

; ON

PreL

decfsz BitCount,F
goto PreL
; sync pause
TXloop
movlw D'10'
call WaitxTE
; send 72 bit pattern
movlw CSR0
movwf FSR

; delay
; OFF
; delay
; loop

; Theader = 10 x Te

; lsb first

TXNextByte
movlw D'8'
movwf BitCount
TXNextBit
rrf INDF,W
; 8 bit rotate
rrf INDF,F
; Carry contain lsb
BC
ONE
ZERO
movlw 2
;
movwf TimeHi
; +---+---+ +-movlw 1
; |
| |
movwf TimeLo
;---+
+---+
goto Trasm_BIT
; | 2Te Te |
ONE
movlw
movwf
movlw
movwf

1
;
TimeHi
; +---+
+-2
; | |
|
TimeLo
;---+ +---+---+
; | Te 2Te |

Trasm_BIT
bsf TXD
; ON
movf TimeHi,W
call WaitxTE
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bcf TXD
; OFF
movf TimeLo,W
call WaitxTE
decfsz BitCount,F
goto TXNextBit
incf FSR,F
movlw CSR8+1
xorwf FSR,W
andlw 0x1F
BNZ TXNextByte

; loop on bits

; check if finished

; guard time
movlw TGUARD
call WaitxTE
goto SENSOR

; go back to motion detection

;---------------------------------------------------------------------; The below statements are placed here so that the program can be
; simulated with MPLAB SIM. The programmer (PICkit or PROMATE II)
; will save the actual OSCCAL value in the device and restore it.
; The value below WILL NOT be programmed into the device.
org 0x3ff
retlw 0x80
;---------------------------------------------------------------------end
; end of program directive
;----------------------------------------------------------------------
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APPENDIX B

3D MAGNETIF FLUX SENSOR CODE

list
p=12f675
#include <p12f675.inc>

; list directive to define processor
; processor specific variable definitions

errorlevel -302
; suppress message 302 from list file
; --------------------------------------------------------------------__CONFIG
_CPD_OFF & _CP_OFF & _BODEN_OFF & _MCLRE_OFF &
_PWRTE_OFF & _WDT_OFF & _INTRC_OSC_NOCLKOUT
;---------------------------------------------------------------------; Variables
;--------------------------------------------------------------------cblock 0x20
w_temp
status_temp
TEMP
endc
;---------------------------------------------------------------------; Defines
;---------------------------------------------------------------------; Define for TRISIO Register
; GPIO Pins = xx543210 (GPIO3 is only an input)
#define GPTRIS B'00001111'

; CALCULATION OF THRESHOLD VOLTAGE CONSTANTS
; Note: The Hex values below are based on 10 Bits left-shifted by 2 bits
;
The 8 usable bits are:
;
MSB [512] [256] [128] [64] [32] [16] [8] [4]
LSB
;threshold_hi 0x99 = 1 0 0 1 1 0 0 1
= Hex 99, Decimal 612, represents 3.0v
;threshold_lo 0x66 = 0 1 1 0 0 1 1 0
= Hex 66, Decimal 408, represents 2.0v
;---------------------------------------------------------------------; Program Memory
;---------------------------------------------------------------------116

; Program Memory Organization
ORG

nop
goto

ORG

0x000

; RESET Vector

; for ICD use
; goto INITALIZE

INITIALIZE

0x004

; Interrupt Vector

movwf w_temp
swapf STATUS, W
bcf STATUS, RP0
movwf status_temp

; save W register
; swap status to be saved into W
; ---- Select Bank 0 ----; save STATUS register

;---------------------------------------------------------------------; READ_ANALOG_AN0
;
; Output: ADRESH and ADRESL contain 10-bit A/D result justified
; according to ADCON0, ADFM bit.
;---------------------------------------------------------------------ORG

0x100
; delay subroutine that waits 4 x $32 seconds

delayx movlw
movwf
delay2 movlw
movwf
delay1 decfsz
goto
decfsz
goto
return

0x40
0x31
0xFF
0x30
0x30, 1
delay1
0x31, 1
delay2

READ_ANALOG_AN0
bcf
bcf

ADCON0, CHS1
ADCON0, CHS0

; select analog channel AN0

goto READ_ANALOG
READ_ANALOG_AN1
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bcf
bsf

ADCON0, CHS1
ADCON0, CHS0

; select analog channel AN1

goto READ_ANALOG
READ_ANALOG_AN2
bsf
bcf

ADCON0, CHS1
ADCON0, CHS0

; select analog channel AN2

goto READ_ANALOG

READ_ANALOG
bsf

ADCON0, ADON

; Turn on ADC module

movlw D'6'
movwf TEMP
decfsz TEMP, F
goto $-1

; At 4 MHz, a 22us delay
; (22us = 2us + 6 * 3us + 1us)

bsf

; start A/D conversion

; Wait for A/D

ADCON0, GO

btfsc ADCON0, GO
goto $-1

; has A/D conversion completed?
; Wait for A/D

bcf

; Turn off ADC module

ADCON0, ADON

return
;---------------------------------------------------------------------; Initialize PIC12F675
;---------------------------------------------------------------------INITIALIZE
; Disable global interrupts
bcf

INTCON, GIE

; disable global interrupts
; Calibrating the Internal Oscillator

bsf

STATUS, RP0

; ---- Select Bank 1 ----118

call 0x3FF
movwf OSCCAL

; retrieve factory calibration value
; update register with factory cal value

bcf

STATUS, RP0

; ---- Select Bank 0 ----; GPIO Port
; Store GPTRIS value defined

bsf

STATUS, RP0

; ---- Select Bank 1 -----

movlw GPTRIS
movwf TRISIO

; Write to TRISIO register

bcf

; ---- Select Bank 0 -----

STATUS, RP0

;---------------------------------------; Analog-to-Digital Converter
bcf
bcf
bcf

ADCON0, ADFM
ADCON0, VCFG
ADCON0, ADON

; A/D Result left justified
; Voltage Reference: Vdd
; ADC is shut-off

bsf

STATUS, RP0

; ---- Select Bank 1 -----

bsf
bsf
bsf

ANSEL, ADCS2
ANSEL, ADCS1
ANSEL, ADCS0

; select A/D RC (internal oscillator)
; A/D Conversion Clock Select bit 2
; A/D Conversion Clock Select bit 1
; A/D Conversion Clock Select bit 0

bcf
bsf
bcf
bcf

ANSEL, ANS3
ANSEL, ANS2
ANSEL, ANS1
ANSEL, ANS0

; select GPIO pins that will be analog inputs
; Analog Select GP4/AN3: digital I/O
; Analog Select GP2/AN2: digital I/O
; Analog Select GP1/AN1: digital I/O
; Analog Select GP0/AN0: analog input

bcf

STATUS, RP0

; ---- Select Bank 0 -----

bsf

5,5
bcf

5,4

call
call
call
call

delayx
delayx
delayx
delayx

;Power-up LED Blink sequence
; turn off LED2
; turn on LED1
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bcf

bcf

bsf

bcf

bsf

5,5
bsf

5,4

call
call
call
call

delayx
delayx
delayx
delayx

5,5
bcf

5,4

call
call
call
call

delayx
delayx
delayx
delayx

5,5
bsf

5,4

call
call
call
call
5,5
bcf

delayx
delayx
delayx
delayx

call
call
call
call
5,5
bsf

delayx
delayx
delayx
delayx

; turn on LED2
; turn off LED1

; turn on LED2
; turn on LED1

; turn off LED2
; turn off LED1

; turn on LED2
; turn on LED1

5,4

; turn off LED2
; turn off LED1

5,4

;---------------------------------------------------------------------; Main Program
;---------------------------------------------------------------------MAIN
loop call
movf

READ_ANALOG_AN2
call
delayx
0x1E,0
movwf
0x40
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; new data to w
; W to variable for X direction

call
call
movf

READ_ANALOG_AN1
delayx
0x1E,0
; new data to w
movwf
0x41
; W to variable for Y direction
call
call

movf

READ_ANALOG_AN0
delayx
0x1E,0
; new data to w
movwf
0x42
; W to variable for Z direction
;Detect North Pole Exceeding Threshold_hi
movlw
subwf

threshold_hi
0x40, w

; read data and compare to threshold_hi (X-

Threshold_hi)
btfsc
goto

3, 0
detect_north
movlw
threshold_hi
subwf
0x41, w

; check c in status (bit 0 of address 3)

btfsc

3, 0
detect_north
movlw
threshold_hi
subwf
0x42, w

; check c in status (bit 0 of address 3)

btfsc

; check c in status (bit 0 of address 3)

; read data and compare to threshold_hi (Y-

Threshold_hi)
goto

; read data and compare to threshold_hi (Z-

Threshold_hi)
goto

3, 0
detect_north

;Detect South Pole Exceeding Threshold_lo
movlw
subwf

threshold_lo
0x40, w

; read data and compare to threshold_lo (X-

Threshold_lo)
btfss
goto

3, 0
detect_south
movlw
threshold_lo
subwf
0x41, w

; check c in status (bit 0 of address 3)

btfss

3, 0
detect_south
movlw
threshold_lo
subwf
0x42, w

; check c in status (bit 0 of address 3)

btfss

; check c in status (bit 0 of address 3)

; read data and compare to threshold_lo (Y-

Threshold_lo)
goto

; read data and compare to threshold_lo (Z-

Threshold_lo)
goto
bsf

3, 0
detect_south
5,4

;Turn Off LED1
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bsf
goto

5,5

;Turn Off LED2

loop

movf
subwf
btfss
goto

0x40,0
0x41,w
3,0
bigx_n

; load X into w
; compare X and Y (Y-X)
; Skip next instr if Y>X
; otherwise X>Y

0x42,w
3,0
tonboth_n

; load Y into w
; compare Y and Z (Z-Y)
; Skip next instr if Y>Z
; Turn on Both LEDs if Z>Y
; Turn on LED1 if Y>Z

detect_north

bigy_n movf

0x41,0
subwf
btfsc
goto

ybig_n goto

ton1_n

bigx_n movf

ton1_n

0x40
subwf
btfsc
goto
goto

0x42,w
3,0
tonboth_n
ton2_n

bcf
bsf
goto

5,4
5,5
loop

ton2_n bsf

; load X into w
; compare X and Z (Z-X)
; Skip next instr if X>Z
; Turn on Both LEDs if Z>X
; Turn on LED2 if X>Z

5,4
bcf
goto

5,5
loop

bcf
bcf
goto

5,5
5,4
loop

movf
subwf
btfsc
goto

0x40,0
0x41,w
3,0
bigx_s

; load X into w
; compare X and Y (Y-X)
; Skip next instr if Y>X
; otherwise X>Y

0x42,w
3,0
tonboth_s

; load Y into w
; compare Y and Z (Z-Y)
; Skip next instr if Y>Z
; Turn on Both LEDs if Z>Y
; Turn on LED1 if Y>Z

tonboth_n

detect_south

bigy_s movf

0x41,0
subwf
btfss
goto

ybig_s goto

ton1_s
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bigx_s movf

0x40
subwf
btfss
goto
goto

ton1_s bcf

; load X into w
; compare X and Z (Z-X)
; Skip next instr if X>Z
; Turn on Both LEDs if Z>X
; Turn on LED2 if X>Z

0x42,w
3,0
tonboth_s
ton2_s
5,4

bsf
call
call
call
call
bsf
goto
ton2_s bsf

;FLASH LEDS for South Pole Detected
5,5
delayx
delayx
delayx
delayx
5,4
loop

5,4

;FLASH LEDS for South Pole Detected

bcf
call
call
call
call
bsf
goto

5,5
delayx
delayx
delayx
delayx
5,5
loop

bcf
bcf
call
call
call
call
bsf
bsf
goto

5,5
5,4
delayx
delayx
delayx
delayx
5,5
5,4
loop

tonboth_s
;FLASH LEDS for South Pole Detected

end

; end of program directive
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